参数资料
型号: MSC8101VT1375F
厂商: Freescale Semiconductor
文件页数: 18/104页
文件大小: 0K
描述: IC DSP 16BIT 250MHZ 332-FCPBGA
标准包装: 90
系列: StarCore
类型: SC140 内核
接口: 通信处理器模块(CPM)
时钟速率: 275MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.60V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 332-BFBGA,FCPBGA
供应商设备封装: 332-FCBGA(17x17)
包装: 托盘
MSC8101 Technical Data, Rev. 19
1-16
Freescale Semiconductor
Signals/Connections
1.6.1
Port A Signals
Table 1-7.
Port A Signals
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated Signal
Protocol
PA31
FCC1: TXENB
UTOPIA master
FCC1: TXENB
UTOPIA slave
FCC1: COL
MII
Output
Input
FCC1: UTOPIA Master Transmit Enable
Asserted by the MSC8101 (UTOPIA master PHY) when there is valid
transmit cell data (TXD[0–7]).
FCC1: UTOPIA Slave Transmit Enable
Asserted by an external UTOPIA master PHY when there is valid
transmit cell data (TXD[0–7]).
FCC1: Media Independent Interface Collision Detect
Asserted by an external fast Ethernet PHY when collision is detected.
PA30
FCC1: TXCLAV
UTOPIA slave
FCC1: TXCLAV
UTOPIA master, or
FCC1: TXCLAV0
UTOPIA master, Multi-PHY, direct
polling
FCC1: RTS
HDLC, Serial and Nibble
FCC1: CRS
MII
Output
Input
Output
Input
FCC1: UTOPIA Slave Transmit Cell Available
Asserted by the MSC8101 (UTOPIA slave PHY) when the MSC8101
can accept one complete ATM cell.
FCC1: UTOPIA Master Transmit Cell Available
Asserted by an external UTOPIA slave PHY to indicate that it can accept
one complete ATM cell.
FCC1: UTOPIA Master Transmit Cell Available Multi-PHY Direct
Polling
Asserted by an external UTOPIA slave PHY using direct polling to
indicate that it can accept one complete ATM cell.
FCC1: Request To Send
In the standard modem interface signals supported by FCC1 (RTS,
CTS, and CD). RTS is asynchronous with the data. RTS is typically used
in conjunction with CD. The MSC8101 FCC1 transmitter requests the
receiver to send data by asserting RTS low. The request is accepted
when CTS is returned low.
FCC1: Media Independent Interface Carrier Sense
Asserted by an external fast Ethernet PHY to indicate activity on the
cable.
PA29
FCC1: TXSOC
UTOPIA master
FCC1: TX_ER
MII
Output
FCC1: UTOPIA Transmit Start of Cell
Asserted by the MSC8101 (UTOPIA master PHY) when TXD[0–7]
contains the first valid byte of the cell.
FCC1: Media Independent Interface Transmit Error
Asserted by the MSC8101 to force propagation of transmit errors.
PA28
FCC1: RXENB
UTOPIA master
FCC1: RXENB
UTOPIA slave
FCC1: TX_EN
MII
Output
Input
Output
FCC1: UTOPIA Master Receive Enable
Asserted by the MSC8101 (UTOPIA master PHY) to indicate that
RXD[0–7] and RXSOC are to be sampled at the end of the next cycle.
RXD[0–7] and RXSOC are enabled only in cycles following those with
RXENB asserted.
FCC1: UTOPIA Master Receive Enable
Asserted by an external PHY to indicate that RXD[0–7] and RXSOC is to
be sampled at the end of the next cycle. RXD[0–7] and RXSOC are
enabled only in cycles following those with RXENB asserted.
FCC1: Media Independent Interface Transmit Enable
Asserted by the MSC8101 when transmitting data.
相关PDF资料
PDF描述
EBC10DRXS CONN EDGECARD 20POS DIP .100 SLD
TACA107M004RTA CAP TANT 100UF 4V 20% 1206
HCC07DRXI CONN EDGECARD 14POS DIP .100 SLD
FMC13DRAH CONN EDGECARD 26POS R/A .100 SLD
EMM44DRXS CONN EDGECARD 88POS DIP .156 SLD
相关代理商/技术参数
参数描述
MSC8101VT1500F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
MSC8102 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor