- 您现在的位置：买卖IC网 > PDF目录378679 > MSM80C88A-10 (OKI SEMICONDUCTOR CO., LTD.) 8-Bit CMOS Microprocessor(内部结构为16位,外围接口8位,8位微处理器) PDF资料下载
参数资料
| 型号： | MSM80C88A-10 |
| 厂商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 8-Bit CMOS Microprocessor(内部结构为16位,外围接口8位,8位微处理器) |
| 中文描述： | 8位CMOS微处理器（内部结构为16位，外围接口8位，8位微处理器） |
| 文件页数： | 15/37页 |
| 文件大小： | 270K |
| 代理商： | MSM80C88A-10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
15/37
Semiconductor
MSM80C88A-10RS/GS/JS
PIN DESCRIPTION
AD
0
- AD
7
ADDRESS DATA BUS: Input/Output
These lines are the multiplexed address and data bus.
These are the address bus at T
1
cycle and the data bus at T
2
, T
3
, T
W
and T
4
cycle.
T
2
, T
3
, T
W
and T
4
cycle.
These lines are high impedance during interrupt acknowledge and hold acknowledge.
A
8
- A
15
ADDRESS BUS: Output
These lines are the address bus bits 8 thru 15 at all cycles.
These lines do not have to be latched by an ALE signal.
These lines are high impedance during interrupt acknowledge and hold acknowledge.
A
16
/S
3
, A
17
/S
4
, A
18
/S
5
, A
19
/S
6
ADDRES/STATUS : Output
These are the four most significant address as at the T
1
, cycle.
Accessing I/O port address, these are low at T
1
Cycle.
These lines are Status lines at the T
2
, T
3
, T
W
and T
4
Cycles.
S
5
indicates interrupt enable Flag.
S
3
and S
4
are encoded as shown below.
These lines are high impedance during hold acknowledge.
RD
READ: Output
This line indicates that CPU is in a memory or I/O read cycle.
This line is the read strobe signal when CPU reads data from a memory or I/O device. This
line is active low.
This line is high impedance during hold acknowledge.
READY
READY:Input
This line indicates to the CPU that the addressed memory or I/O device is ready to read or
write.
This line is active high. If the setup and hold time are out of specification, an illegal operation
will occur.
INTR
INTERRUPT REQUEST: Input
This line is the level triggered interrupt request signal which is sampled during the last clock
cycle of instruction and string manipulations.
It can be internally masked by software.
This signal is active high and internally synchronized.
1
0
1
Stack
Code or None
Data
0
Alternate Data
S
3
0
1
1
0
S
4
Characteristics
相关PDF资料 |
PDF描述 |
|---|---|
| MSM82C37B-5RS | Programmable DMA Controller(可编程DMA控制器) |
| MSM82C37B-5VJS | Programmable DMA Controller(可编程DMA控制器) |
| MSM82C51A-2(中文) | Universal Synchronous Asynchronous Receiver Transmitter(通用同步/异步接收发送器,同步通讯最高可达64Kbps,异步通讯最高可达38.4Kbps) |
| MSM82C51A-2 | Universal Synchronous Asynchronous Receiver Transmitter(通用同步/异步接收发送器,同步通讯最高可达64Kbps,异步通讯最高可达38.4Kbps) |
| MSM82C53-2 | Programmable Universal Timers(可编程中断定时器,最高计数频率8MHz) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSM80C88A-10GS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10JS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A-10RS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:8-Bit CMOS MICROPROCESSOR |
| MSM80C88A2JS | 制造商:OKI 功能描述:* |
| MSM8128 | 制造商:MOSAIC 制造商全称:MOSAIC 功能描述:128K x 8 SRAM |
发布紧急采购，3分钟左右您将得到回复。