- 您现在的位置：买卖IC网 > PDF目录45404 > MSP430C325IPM (TEXAS INSTRUMENTS INC) 16-BIT, OTPROM, 3.3 MHz, RISC MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | MSP430C325IPM |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, OTPROM, 3.3 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封装： | QFP-64 |
| 文件页数： | 32/35页 |
| 文件大小： | 511K |
| 代理商： | MSP430C325IPM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页
MSP430C32x, MSP430P325A
MIXED SIGNAL MICROCONTROLLER
SLAS219B MARCH 1999 REVISED MARCH 2000
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
operation modes and interrupts (continued)
The most general bits that influence current consumption and support fast turnon from low-power operating
modes are located in the status register (SR). Four of these bits control the CPU and the system clock generator:
SCG1, SCG0, OscOff, and CPUOff.
Reserved For Future
Enhancements
15
9
8
7
0
V
SCG1
SCG0
OscOff
CPUOff
GIE
N
Z
C
rw-0
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the ROM with an address range of
0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction
sequence.
INTERRUPT SOURCE
INTERRUPT FLAG
SYSTEM INTERRUPT
WORD ADDRESS
PRIORITY
Power-up, external reset, watchdog
WDTIFG (see Note1)
Reset
0FFFEh
15, highest
NMI, oscillator fault
NMIIFG (see Notes 1 and 3)
OFIFG (see Notes 1 and 4)
Non-maskable,
(Non)-maskable
0FFFCh
14
Dedicated I/O P0.0
P0.0IFG
maskable
0FFFAh
13
Dedicated I/O P0.1 or 8-bit Timer/Counter
RXD
P0.1IFG
maskable
0FFF8h
12
0FFF6h
11
Watchdog Timer
WDTIFG
maskable
0FFF4h
10
0FFF2h
9
0FFF0h
8
0FFEEh
7
0FFECh
6
ADC
ADCIFG
maskable
0FFEAh
5
Timer/Port
RC1FG, RC2FG, EN1FG
(see Note 2)
maskable
0FFE8h
4
0FFE6h
3
0FFE4h
2
Basic Timer1
BTIFG
maskable
0FFE2h
1
I/O port 0, P0.27
P0.27IFG (see Note 1)
maskable
0FFE0h
0, lowest
NOTE 1: Multiple source flags
NOTE 2: Timer/Port interrupt flags are located in the T/P registers
NOTE 3: Non-maskable: neither the individual nor the general interrupt enable bit will disable an interrupt event.
NOTE 4: (Non)-maskable: the individual interrupt enable bit can disable on interrupt event, but the general interrupt enable bit cannot.
相关PDF资料 |
PDF描述 |
|---|---|
| MSP430C325IPG | 16-BIT, OTPROM, 3.3 MHz, RISC MICROCONTROLLER, PQFP64 |
| MSP430C325IFN | 16-BIT, OTPROM, 3.3 MHz, RISC MICROCONTROLLER, PQCC68 |
| MSP50C37N | 0-BIT, 19.7 MHz, MIXED DSP, PDIP16 |
| MSP50P34N | 0-BIT, 19.7 MHz, MIXED DSP, PDIP16 |
| MSP50P34N16E1A | 0-BIT, 19.7 MHz, MIXED DSP, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSP430C32X | 制造商:TI 制造商全称:Texas Instruments 功能描述:MIXED SIGNAL MICROCONTROLLER |
| MSP430C32XPG | 制造商:TI 制造商全称:Texas Instruments 功能描述:MIXED SIGNAL MICROCONTROLLER |
| MSP430C336 | 制造商:TI 制造商全称:Texas Instruments 功能描述:MIXED SIGNAL MICROCONTROLLERS |
| MSP430C336HFD | 制造商:TI 制造商全称:Texas Instruments 功能描述:MIXED SIGNAL MICROCONTROLLERS |
| MSP430C336IPJM | 制造商:TI 制造商全称:Texas Instruments 功能描述:MIXED SIGNAL MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。