- 您现在的位置：买卖IC网 > PDF目录80336 > MT80C51C-30R (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MT80C51C-30R |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| 文件页数： | 17/91页 |
| 文件大小： | 19688K |
| 代理商： | MT80C51C-30R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
29
7707F–AVR–11/10
AT90USB82/162
6.2.5
Clock Status Register – CLKSTA
Bit 7-2 - Reserved bits
These bits are reserved and will always read as zero.
Bit 1 – RCON: RC Oscillator On
This bit is set by hardware to one if the RC Oscillator is running.
This bit is set by hardware to zero if the RC Oscillator is stoped.
Bit 0 – EXTON: External Oscillator / Low Power Oscillator On
This bit is set by hardware to one if the External Oscillator / Low Power Oscillator is running.
This bit is set by hardware to zero if the External Oscillator / Low Power Oscillator is stoped.
6.3
Clock Sources
The device has the following clock source options, selectable by Flash Fuse bits as shown
below. The clock from the selected source is input to the AVR clock generator, and routed to the
appropriate modules.
Note:
1. For all fuses “1” means unprogrammed while “0” means programmed.
6.3.1
Default Clock Source
The device is shipped with low power crystal oscillator and with the fuse CKDIV8 programmed.
The startup time is set to maximum and time-out period enabled. (CKSEL = "1110", SUT = "01",
CKDIV8 = "0").
6.3.2
Clock Startup Sequence
Any clock source needs a sufficient V
CC to start oscillating and a minimum number of oscillating
cycles before it can be considered stable.
To ensure sufficient V
CC, the device issues an internal reset with a time-out delay (tTOUT) after
the device reset is released by all other reset sources. “On-chip Debug System” on page 45
describes the start conditions for the internal reset. The delay (t
TOUT) is timed from the Watchdog
Oscillator and the number of cycles in the delay is set by the SUTx and CKSELx fuse bits. The
selectable delays are shown in Table 6-2. The frequency of the Watchdog Oscillator is voltage
Bit
7
6
543
2
1
0
-
RCON
EXTON
CLKSTA
Read/Write
R
Initial Value
0
See Bit Description
Table 6-1.
Device Clocking Options Select
Device Clocking Option
CKSEL3..0
Low Power Crystal Oscillator
1111 - 1000
Reserved
0111 - 0110
Reserved
0101 - 0100
Reserved
0011
Calibrated Internal RC Oscillator
0010
External Clock
0000
Reserved
0001
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C52CXXX-12SCD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 |
| MC80C32E-16P883 | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MC80C32-16SBD | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-16SCD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52CXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT80C51FB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT80C51FB/B | 制造商:Intel 功能描述: |
| MT80GB | 制造商:Datak Corporation 功能描述: |
| MT80JSF1G72NDY-1G1F1A2 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays |
| MT80KSF1G72NDY-1G4F1A3 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.35V FULLY BUFFERED - Trays |
发布紧急采购，3分钟左右您将得到回复。