- 您现在的位置：买卖IC网 > PDF目录80336 > MT80C51C-30R (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MT80C51C-30R |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| 文件页数： | 7/91页 |
| 文件大小： | 19688K |
| 代理商： | MT80C51C-30R |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
112
Atmel ATmega16/32/64/M1/C1 [DATASHEET]
7647K–AVR–12/13
13.10.2 Timer/Counter1 Control Register B – TCCR1B
Bit 7 – ICNCn: Input Capture Noise Canceler
Setting this bit (to one) activates the input capture noise canceler. When the noise canceler is activated, the input from the input
capture pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its
output. The input capture is therefore delayed by four oscillator cycles when the noise canceler is enabled.
Bit 6 – ICESn: Input Capture Edge Select
This bit selects which edge on the input capture pin (ICPn) that is used to trigger a capture event. When the ICESn bit is written
to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger
the capture.
When a capture is triggered according to the ICESn setting, the counter value is copied into the input capture register (ICRn).
The event will also set the input capture flag (ICFn), and this can be used to cause an input capture interrupt, if this interrupt is
enabled.
When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the TCCRnB register),
the ICPn is disconnected and consequently the input capture function is disabled.
Bit 5 – RTGEN
Set this bit to enable the ICP1A as a Timer/Counter retrigger input.
(This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCRnB
is written.)
Bit 4:3 – WGMn3:2: Waveform Generation Mode
See TCCRnA register description.
Bit 2:0 – CSn2:0: Clock Select
The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 13-10 and Figure 13-11.
If external pin modes are used for the Timer/Countern, transitions on the Tn pin will clock the counter even if the pin is
configured as an output. This feature allows software control of the counting.
Bit
7
6
5
4
3
2
1
0
ICNC1
ICES1
RTGEN
WGM13
WGM12
CS12
CS11
CS10
TCCR1B
Read/Write
R/W
R
R/W
Initial Value
0
Table 13-5. Clock Select Bit Description
CSn2
CSn1
CSn0
Description
0
No clock source (Timer/Counter stopped).
0
1
clkI/O/1 (no prescaling)
0
1
0
clkI/O/8 (from prescaler)
0
1
clkI/O/64 (from prescaler)
1
0
clkI/O/256 (from prescaler)
1
0
1
clkI/O/1024 (from prescaler)
1
0
External clock source on Tn pin. Clock on falling edge.
1
External clock source on Tn pin. Clock on rising edge.
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C52CXXX-12SCD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 |
| MC80C32E-16P883 | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MC80C32-16SBD | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-16SCD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52CXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT80C51FB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT80C51FB/B | 制造商:Intel 功能描述: |
| MT80GB | 制造商:Datak Corporation 功能描述: |
| MT80JSF1G72NDY-1G1F1A2 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays |
| MT80KSF1G72NDY-1G4F1A3 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.35V FULLY BUFFERED - Trays |
发布紧急采购，3分钟左右您将得到回复。