- 您现在的位置：买卖IC网 > PDF目录80336 > MT80C51C-30R (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MT80C51C-30R |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| 文件页数： | 2/91页 |
| 文件大小： | 19688K |
| 代理商： | MT80C51C-30R |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
107
Atmel ATmega16/32/64/M1/C1 [DATASHEET]
7647K–AVR–12/13
In phase and frequency correct PWM mode the counter is incremented until the counter value matches either the value in ICRn
(WGMn3:0 = 8), or the value in OCRnA (WGMn3:0 = 9). The counter has then reached the TOP and changes the count
direction. The TCNTn value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct and
frequency correct PWM mode is shown on Figure 13-9. The figure shows phase and frequency correct PWM mode when
OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing diagram shown as a histogram for illustrating the dual-
slope operation. The diagram includes non-inverted and inverted PWM outputs.
The small horizontal line marks on the TCNTn slopes represent compare matches between OCRnx and TCNTn. The OCnx
interrupt flag will be set when a compare match occurs.
Figure 13-9. Phase and Frequency Correct PWM Mode, Timing Diagram
The Timer/Counter overflow flag (TOVn) is set at the same timer clock cycle as the OCRnx registers are updated with the
double buffer value (at BOTTOM). When either OCRnA or ICRn is used for defining the TOP value, the OCnA or ICFn flag is set
when TCNTn has reached TOP. The interrupt flags can then be used to generate an interrupt each time the counter reaches the
TOP or BOTTOM value.
When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the
compare registers. If the TOP value is lower than any of the compare registers, a compare match will never occur between the
TCNTn and the OCRnx.
As Figure 13-9 shows the output generated is, in contrast to the phase correct mode, symmetrical in all periods. Since the
OCRnx registers are updated at BOTTOM, the length of the rising and the falling slopes will always be equal. This gives
symmetrical output pulses and is therefore frequency correct.
Using the ICRn register for defining TOP works well when using fixed TOP values. By using ICRn, the OCRnA register is free to
be used for generating a PWM output on OCnA. However, if the base PWM frequency is actively changed by changing the TOP
value, using the OCRnA as TOP is clearly a better choice due to its double buffer feature.
In phase and frequency correct PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins. Setting
the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the
COMnx1:0 to three (See Table on page 111). The actual OCnx value will only be visible on the port pin if the data direction for
the port pin is set as output (DDR_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx register at the
compare match between OCRnx and TCNTn when the counter increments, and clearing (or setting) the OCnx register at
compare match between OCRnx and TCNTn when the counter decrements. The PWM frequency for the output when using
phase and frequency correct PWM can be calculated by the following equation:
The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).
1
2
34
TCNTn
(COMnx1:0 = 2)
(COMnx1:0 = 3)
OCnx
Period
OCnA Interrupt Flag Set
or ICFn Interrupt Flag Set
(Interrupt on TOP)
OCRnx/ TOP Update and
TOVn Interrupt Flag Set
(Interrupt on Bottom)
f
OCnxPFCPWM
f
clk_I/O
2 NTOP
----------------------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C52CXXX-12SCD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 |
| MC80C32E-16P883 | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MC80C32-16SBD | 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-16SCD | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52CXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT80C51FB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT80C51FB/B | 制造商:Intel 功能描述: |
| MT80GB | 制造商:Datak Corporation 功能描述: |
| MT80JSF1G72NDY-1G1F1A2 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Trays |
| MT80KSF1G72NDY-1G4F1A3 | 制造商:Micron Technology Inc 功能描述:8GB 1GX72 DDR3 SDRAM MODULE PBF DIMM 1.35V FULLY BUFFERED - Trays |
发布紧急采购，3分钟左右您将得到回复。