- 您现在的位置：买卖IC网 > PDF目录45595 > MX10EXAQI (MACRONIX INTERNATIONAL CO LTD) 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | MX10EXAQI |
| 厂商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 30/55页 |
| 文件大小： | 476K |
| 代理商： | MX10EXAQI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
36
P/N:PM0625 Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.0, JUL. 01, 2005
MX10EXA
Automatic Address Recognition
Automatic Address Recognition is a feature which al-
lows the UART to recognize certain addresses in the
serial bit stream by using hardware to make the com-
parisons. This feature saves a great deal of software
overhead by eliminating the need for the software to ex-
amine every serial address which passes by the serial
port. This feature is enabled by setting the SM2 bit in
SCON. In the 9 bit UART modes, mode 2 and mode 3,
the Receive Interrupt flag (RI) will be automatically set
when the received byte contains either the "Given"” ad-
dress or the “Broadcast” address. The 9 bit mode re-
quires that the 9th information bit is a 1 to indicate that
the received information is an address and not data.
Automatic address recognition is shown in Figure 18.
Using the Automatic Address Recognition feature allows
a master to selectively communicate with one or more
slaves by invoking the Given slave address or addresses.
All of the slaves may be contacted by using the Broad-
cast address. Two special Function Registers are used
to define the slave’s address, SADDR, and the address
mask, SADEN. SADEN is used to define which bits in
the SAD DR are to be used and which bits are “don’t
care”. The SADEN mask can be logically ANDed with
the SAD DR to create the “Given” address which the
master will use for addressing each of the slaves. Use
of the Given address allows multiple slaves to be recog-
nized while excluding others. The following examples will
help to show the versatility of this scheme:
Siave0
SADDR
=1100
0000
SADEN
=1111
1101
Given
=1100
00X0
Slavel
SADDR
=1100
0000
SADEN
=1111
1110
Given
=1100
000X
In the above example SADDR is the same and the SAD
EN data is used to differentiate between the two slaves.
Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1
requires a 0 in bit 1 and bit 0 is ignored. A unique ad-
dress for Slave 0 would be 1100 0010 since slave 1
requires a 0 in bit 1. A unique address for slave 1 would
be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both
slaves can be selected at the same time by an address
which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave
1). Thus, both could be addressed with 1100 0000.
In a more complex system the following could be used
to select slaves 1 and 2 while excluding slave 0:
Slave0
SADDR
=1100
0000
SADEN
=1111
1001
Given
=1100
0XX0
Slave 1
SADDR
=1110
0000
SADEN
=1111
1010
Given
=1110
0X0X
SIave2
SADDR
=1110
0000
SADEN
=1111
1100
Given
=1110
00XX
In the above example the differentiation among the 3
slaves is in the lower 3 address bits. Slave 0 requires
that bit 0 = 0 and it can be uniquely addressed by 1110
0110. Slave 1 requires that bit 1 = 0 and it can be uniquely
addressed by 1110 and 0101. Slave 2 requires that bit 2
= 0 and its unique address is 1110 0011. To select Slaves
0 and 1 and exclude Slave 2 use address 1110 0100,
since it is necessary to make bit 2 = 1 to exclude slave
2.
The Broadcast Address for each slave is created by tak-
ing the logical OR of SADDR and SADEN. Zeros in this
result are tested as don’t-cares. In most cases, inter-
preting the don’t-cares as ones, the broadcast address
will be FF hexadecimal.
Upon reset SADDR and SADEN are loaded with Os. This
produces a given address of all “don’t cares” as well as
a Broadcast address of all “don’t cares”. This effec-
tively disables the Automatic Addressing mode and al-
lows the microcontroller to use standard UART drivers
which do not make use of this feature.
相关PDF资料 |
PDF描述 |
|---|---|
| MX10EXAUI | 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQFP44 |
| MX836818 | 1 TIMER(S), REAL TIME CLOCK, PDIP24 |
| MZ4617RL2 | 2.4 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
| MZ4616RL2 | 2.2 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
| MZ4625TA2 | 5.1 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MX10EXAUC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10EXAUCG | 制造商:MCNIX 制造商全称:Macronix International 功能描述:XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs |
| MX10F201FC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:High-Performance and Low Power Microcontroller designed for Use Many Applications |
| MX10FMAXDPC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
| MX10FMAXDQC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
发布紧急采购，3分钟左右您将得到回复。