- 您现在的位置：买卖IC网 > PDF目录380556 > MX29F1610 (Macronix International Co., Ltd.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF资料下载
参数资料
| 型号： | MX29F1610 |
| 厂商： | Macronix International Co., Ltd. |
| 元件分类： | DRAM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 该CAT24FC02是一个2 KB的EEPROM的国内256个8位每字举办的串行CMOS |
| 文件页数： | 13/39页 |
| 文件大小： | 669K |
| 代理商： | MX29F1610 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
13
P/N: PM0506
REV.1.7, JUN. 15, 2001
MX29F1610A
SECTOR UNPROTECT
It is also possible to unprotect the sector , same as the first
five write command cycles in activating sector protection
mode followed by the Unprotect Sector command - 40H,
the automatic Unprotect operation begins on the rising
edge of the last WE pulse in the command sequence and
terminates when the Status on DQ7 is '1' at which time the
device stays at the read status register mode.(Refer to
table 3,6 and Figure 11,12)
The users have to write Verify Sector Protect command
to verify protect status after executing Sector Unprotect.
The device remains enabled for read status register
mode until the CIR contents are altered by a valid
command sequence.
Either Protect or Unprotect sector mode is accomplished
by keeping WP high, i.e. protect-bit status can only be
changed with a valid command sequence and WP at high.
Protect-bit status will not be changed during chip/sector
erase operations. Only unprotected sectors can be
programmed or erased regardless of the WP pin.
HARDWARE SECTOR PROTECTION
The MX29F1610A features sector protection. This feature
will disable both program and erase operations. The sector
protection feature is enabled using system software by the
user(Refer to table 3). The device is shipped with all
sectors unprotected. Alternatively, MXIC may protect all
sectors in the factory prior to shipping the device.
SECTOR PROTECTION
To activate this mode, a six-bus cycle operation is
required. There are two 'unlock' write cycles. These are
followed by writing the 'set-up' command. Two more
'unlock' write cycles are then followed by the Lock Sector
command - 20H. Sector address is latched on the falling
edge of CE or WE of the sixth cycle of the command
sequence. The automatic Lock operation begins on the
rising edge of the last WE pulse in the command
sequence and terminates when the Status on DQ7 is '1'
at which time the device stays at the read status register
mode.
The users have to write Verify Sector Protect command
to verify protect status after executing Sector Protector.
The device remains enabled for read status register
mode until the CIR contents are altered by a valid
command sequence (Refer to table 3,6 and Figure 10,12
).
VERIFY SECTOR PROTECT
To verify the Protect status, operation is initiated by
writing Silicon ID read command into the command
register. Following the command write, a read cycle from
address XXX0H retrieves the Manufacturer code of C2H.
A read cycle from XXX1H returns the Device code FAH/
FBH. A read cycle from appropriate address returns
information as to which sectors are protected. To
terminate the operation, it is necessary to write the read/
reset command sequence into the CIR.
(Refer to table 3,4 and Figure 12)
A few retries are required if Protect status can not be
verified successfully after each operation.
DEEP POWER-DOWN MODE
The MXIC's16 Mbit flash family supports a typical ICC of
1uA in deep power-down mode. One of the target markets
for these devices is in protable equipment where the
power consumption of the machine is of prime
importance. When PWD is a logic low (GND
±
0.2V), all
circuits are turned off and the device typically draws 1uA
of ICC current.
During erase or program modes, PWD low will abort
either erase or program operation. The contents of the
memory are no longer valid as the data has been
corrupted by the PWD function.
PWD transitions to VIL or turning power off to the device
will clear the status register.
PWD pin is not provided in 44-pin SOP package.
相关PDF资料 |
PDF描述 |
|---|---|
| MX29F1610A | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| MX29F1615 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| MX29F200TTA-12 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200TTA-90 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| MX29F200TMI-12 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MX29F1610A | 制造商:MCNIX 制造商全称:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F1610A-10 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F1610A-12 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F1610A-90 | 制造商:MCNIX 制造商全称:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| MX29F1610MC-10 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8/x16 Flash EEPROM |
发布紧急采购，3分钟左右您将得到回复。