- 您现在的位置：买卖IC网 > PDF目录299526 > MX29LV640UXBC-90 (MACRONIX INTERNATIONAL CO LTD) 4M X 16 FLASH 2.7V PROM, 90 ns, PBGA63 PDF资料下载
参数资料
| 型号： | MX29LV640UXBC-90 |
| 厂商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分类： | PROM |
| 英文描述： | 4M X 16 FLASH 2.7V PROM, 90 ns, PBGA63 |
| 封装： | 11 X 12 MM, 1.30 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MO-210, CSP-63 |
| 文件页数： | 14/66页 |
| 文件大小： | 1142K |
| 代理商： | MX29LV640UXBC-90 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
21
P/N:PM0744
REV. 1.0, OCT. 29, 2003
MX29LV640U
AUTOMATIC CHIP/SECTOR ERASE
COMMAND
The device does not require the system to preprogram
prior to erase. The Automatic Erase algorithm automati-
cally pre-program and verifies the entire memory for an
all zero data pattern prior to electrical erase.The system
is not required to provide any controls or timings during
these operations. Table 2 shows the address and data
requirements for the chip erase command sequence.
Any commands written to the chip during the Automatic
Erase algorithm are ignored. Note that a hardware reset
during the chip erase operation immediately terminates
the operation.The Chip Erase command sequence should
be reinitiated once the device has returned to reading
array data, to ensure data integrity.
The system can determine the status of the erase op-
eration by using Q7, Q6, Q2, or RY/BY. See "Write Op-
eration Status" for information on these status bits. When
the Automatic Erase algorithm is complete, the device
returns to reading array data and addresses are no longer
latched.
Figure 3 illustrates the algorithm for the erase operation.
See the Erase/Program Operations tables in "AC Char-
acteristics" for parameters, and to Figure 16 for timing
diagrams.
SETUP AUTOMATIC CHIP/SECTOR ERASE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cycles
are then followed by the chip erase command 10H, or
the sector erase command 30H.
Pins
A0
A1
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Code(Hex)
Manufacture code
VIL
1
0000
1
0
C2H
Device code for MX29LV640U
VIH
VIL
1
0
1001
1
22D7H
TABLE 3. SILICON ID CODE
SECTOR ERASE COMMANDS
The Automatic Sector Erase does not require the
device to be entirely pre-programmed prior to
executing the Automatic Set-up Sector Erase
command and Automatic Sector Erase command.
Upon executing the Automatic Sector Erase
command, the device will automatically program and
verify the sector(s) memory for an all-zero data
pattern. The system is not required to provide any
control or timing during these operations.
When the sector(s) is automatically verified to
contain an all-zero pattern, a self-timed sector erase
and verify begin. The erase and verify operations are
complete when the data on Q7 is "1" and the data on
Q6 stops toggling for two consecutive read cycles, at
which time the device returns to the Read mode. The
system is not required to provide any control or timing
during these operations.
When using the Automatic Sector Erase algorithm,
note that the erase automatically terminates when
adequate erase margin has been achieved for the
memory array (no erase verification command is
required). Sector erase is a six-bus cycle operation.
There are two "unlock" write cycles.
These are
followed by writing the set-up command 80H. Two
more "unlock" write cycles are then followed by the
sector erase command 30H. The sector address is
latched on the falling edge of WE or CE, whichever
The MX29LV640U contains a Silicon-ID-Read operation
to supplement traditional PROM programming method-
ology. The operation is initiated by writing the read sili-
con ID command sequence into the command register.
Following the command write, a read cycle with
A1=VIL,A0=VIL retrieves the manufacturer code of C2H.
A read cycle with A1=VIL, A0=VIH returns the device
code of 22D7H for MX29LV640U.
相关PDF资料 |
PDF描述 |
|---|---|
| MX5-A-14P-L-B-C18 | RECTANGULAR CONNECTOR |
| MX5-E-22S-C-N | RECTANGULAR CONNECTOR |
| MX6-Z96F | 96 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP, SOCKET |
| MX602-020.48M | TCXO, CLOCK, 20.48 MHz, LVCMOS OUTPUT |
| MX602-010.24M | TCXO, CLOCK, 10.24 MHz, LVCMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MX29LV800CBMC-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 44SOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1 M x 8 / 512 K x 16) 70 ns Parallel Flash - SOP-44 |
| MX29LV800CBMC-90G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 90NS 44SOP |
| MX29LV800CBMI-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 44SOP |
| MX29LV800CBTC-70G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 70NS 48TSOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1M x 8/512k x 16) 90 ns Parallel Flash - TSOP-48 |
| MX29LV800CBTC-90G | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 8MBIT 90NS 48TSOP 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 8 Mb (1M x 8/512k x 16) 90 ns Parallel Flash - TSOP-48 |
发布紧急采购，3分钟左右您将得到回复。