- 您现在的位置：买卖IC网 > PDF目录189003 > NAND512R3A2CV6E (STMICROELECTRONICS) 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 PDF资料下载
参数资料
| 型号： | NAND512R3A2CV6E |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | PROM |
| 英文描述： | 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| 封装： | 12 X 17 MM, 0.65 MM HEIGHT, ROHS COMPLIANT, PLASTIC, USOP-48 |
| 文件页数： | 15/56页 |
| 文件大小： | 951K |
| 代理商： | NAND512R3A2CV6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
22/56
Read Memory Array
Each operation to read the memory area starts
with a pointer operation as shown in the Pointer
Operations section. Once the area (main or spare)
has been selected using the Read A, Read B or
Read C commands four bus cycles (for 512Mb
and 1Gb devices) or three bus cycles (for 128Mb
and 256Mb devices) are required to input the ad-
dress (refer to Table 6.) of the data to be read.
The device defaults to Read A mode after power-
up or a Reset operation.
When reading the spare area addresses:
■
A0 to A3 (x8 devices)
■
A0 to A2 (x16 devices)
are used to set the start address of the spare area
while addresses:
■
A4 to A7 (x8 devices)
■
A3 to A7 (x16 devices)
are ignored.
Once the Read A or Read C commands have
been issued they do not need to be reissued for
subsequent read operations as the pointer re-
mains in the respective area. However, the Read
B command is effective for only one operation,
once an operation has been executed in Area B
the pointer returns automatically to Area A and so
another Read B command is required to start an-
other read operation in Area B.
Once a read command is issued two types of op-
erations are available: Random Read and Page
Read.
Random Read. Each time the command is is-
sued the first read is Random Read.
Page Read. After the Random Read access the
page data is transferred to the Page Buffer in a
the transfer is complete the Ready/Busy signal
goes High. The data can then be read out sequen-
tially (from selected column address to last column
address) by pulsing the Read Enable signal.
Figure 13. Read (A,B,C) Operations
CL
E
W
AL
R
I/O
RB
00h/
01h/ 50h
ai07595c
Busy
Command
Code
Address Input
Data Output (sequentially)
tBLBH1
(read)
相关PDF资料 |
PDF描述 |
|---|---|
| NAND128W4A2CZA6E | 8M X 16 FLASH 3V PROM, 35 ns, PBGA55 |
| NAND128R4A2BZA6E | 8M X 16 FLASH 1.8V PROM, 35 ns, PBGA55 |
| NAND256R4A0DN6T | 16M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND256R4A2DZA1F | 16M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63 |
| NAND256W3A1BZA1E | 32M X 8 FLASH 3V PROM, 12000 ns, PBGA63 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND512R3A2CZA6E | 功能描述:IC FLASH 512MBIT 63VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ |
| NAND512R3A2CZA6F | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 1.8V 512Mbit 64M x 8bit 15us 63-Pin VFBGA T/R |
| NAND512R3A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R3A2DZA6E | 功能描述:IC FLASH 512MBIT 63VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.173"，4.40mm 宽） 供应商设备封装:8-MFP 包装:带卷 (TR) |
| NAND512R3A2SE06 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
发布紧急采购，3分钟左右您将得到回复。