- 您现在的位置：买卖IC网 > PDF目录189003 > NAND512R4A1AV6 (NUMONYX) 32M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 PDF资料下载
参数资料
| 型号： | NAND512R4A1AV6 |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 32M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| 封装： | 12 X 17 MM, PLASTIC, WSOP-48 |
| 文件页数： | 19/56页 |
| 文件大小： | 882K |
| 代理商： | NAND512R4A1AV6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
26/56
Read Status Register
The device contains a Status Register which pro-
vides information on the current or previous Pro-
gram or Erase operation. The various bits in the
Status Register convey information and errors on
the operation.
The Status Register is read by issuing the Read
Status Register command. The Status Register in-
formation is present on the output data bus (I/O0-
I/O7) on the falling edge of Chip Enable or Read
Enable, whichever occurs last. When several
memories are connected in a system, the use of
Chip Enable and Read Enable signals allows the
system to poll each device separately, even when
the Ready/Busy pins are common-wired. It is not
necessary to toggle the Chip Enable or Read En-
able signals to update the contents of the Status
Register.
After the Read Status Register command has
been issued, the device remains in Read Status
Register mode until another command is issued.
Therefore if a Read Status Register command is
issued during a Random Read cycle a new read
command must be issued to continue with a Page
Read or Sequential Row Read operation.
The Status Register bits are summarized in Table
11., Status Register Bits. Refer to Table 11. in
conjunction with the following text descriptions.
Write Protection Bit (SR7). The Write Protection
bit can be used to identify if the device is protected
or not. If the Write Protection bit is set to ‘1’ the de-
vice is not protected and program or erase opera-
tions are allowed. If the Write Protection bit is set
to ‘0’ the device is protected and program or erase
operations are not allowed.
P/E/R Controller Bit (SR6). The Program/Erase/
Read Controller bit indicates whether the P/E/R
Controller is active or inactive. When the P/E/R
Controller bit is set to ‘0’, the P/E/R Controller is
active (device is busy); when the bit is set to ‘1’, the
P/E/R Controller is inactive (device is ready).
Error Bit (SR0). The Error bit is used to identify if
any errors have been detected by the P/E/R Con-
troller. The Error Bit is set to ’1’ when a program or
erase operation has failed to write the correct data
to the memory. If the Error Bit is set to ‘0’ the oper-
ation has completed successfully.
SR5, SR4, SR3, SR2 and SR1 are Reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| NAND01GR3A1AN1T | 128M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND01GR3A3AN1T | 128M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND01GR4A3AZB6F | 64M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63 |
| NAND01GW4A3AN1T | 64M X 16 FLASH 3V PROM, 12000 ns, PDSO48 |
| NAND01GW4A1AZB1E | 64M X 16 FLASH 3V PROM, 12000 ns, PBGA63 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND512R4A2CWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R4A2CZA6 | 制造商:Micron Technology Inc 功能描述:512MB. 3V X8 NO OPTION TSOP48TSOP-1 48 12X20 AL 42 - Trays |
| NAND512R4A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512W3A0AN6 | 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| NAND512W3A0AN6E | 功能描述:闪存 2.7-3.6V 512M(64Mx8) RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。