参数资料
| 型号： | NB3N3002DTR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 5/8页 |
| 文件大小： | 0K |
| 描述： | IC CLK GEN XTAL-HCSL 16-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 时钟发生器 |
| PLL： | 是 |
| 输入： | 晶体 |
| 输出： | HCSL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
NB3N3002
http://onsemi.com
5
Table 7. AC ELECTRICAL CHARACTERISTICS PCI EXPRESS JITTER SPECIFICATIONS,
VDD = 3.3 V ± 5%, TA = 40°C to 85°C
Symbol
Characteristic
Test Conditions
Min
Typ
Max
PCIe Inductry
Spec
Unit
Phase Jitter
PP
(Notes 11
and 14)
TJ
PCIe Gen1
= 100 MHz, 25 MHz Crystal
Input
Evaluation Band: 0 Hz Nyquist
(clock frequency/2)
6
21
86
ps
Phase Jitter
RMS
(Notes 11
and 14)
tREFCLK_HF_RMS
(PCIe Gen 2)
= 100 MHz, 25 MHz Crystal
Input
High Band: 1.5 MHz Nyquist
(clock frequency/2)
0.6
3
3.1
ps
Phase Jitter
RMS
(Notes 11
and 14)
tREFCLK_LF_RMS
(PCIe Gen 2)
= 100 MHz, 25 MHz Crystal
Input
Low Band: 10 kHz 1.5 MHz
0.08
0.3
3
ps
Phase Jitter
RMS
(Notes 13
and 14)
tREFCLK_RMS
(PCIe Gen 3)
= 100 MHz, 25 MHz Crystal
Input
Evaluation Band: 0 Hz Nyquist
(clock frequency/2)
0.23
0.7
0.8
ps
10.Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal
equilibrium has been reached under these conditions.
11. PeaktoPeak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86 ps
peaktopeak for a sample size of 106 clock periods.
12.RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the
worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for tREFCLK_HF_RMS (High Band)
and 3.0ps RMS for tREFCLK_LF_RMS (Low Band).
13.RMS jitter after applying system transfer function for the common clock architecture.
14.This parameter is guaranteed by characterization. Not tested in production
Figure 3. Typical Termination for Output Driver and Device Evaluation
Zo = 50 W
RL = 49.9 W
RL =
49.9 W
RL = 33.2 W
HCSL
Driver
HCSL
Receiver
RREF = 475 W
IREF
Figure 4. HCSL Output Parameter Characteristics
tR
tF
525 mV
175 mV
525 mV
175 mV
340 ps
700 mV
0 mV
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BVV-MY-F2 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-B6V-MV-F4 | CONVERTER MOD DC/DC 5.8V 150W |
| VE-2VY-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| MAX13055EEWG+T | IC TRANSLATOR LL 8CH 24WLP |
| MAX13030EEBE+T | IC TRANSLATOR LL 6CH 16UCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NB3N3010BDG | 功能描述:时钟发生器及支持产品 AUDIO OVERSAMPLING RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| NB3N3010BDR2G | 功能描述:时钟发生器及支持产品 AUDIO OVERSAMPLING CLOCK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| NB3N3011 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output |
| NB3N3011DTEVB | 功能描述:BOARD EVAL FOR NB3N3011 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| NB3N3011DTG | 功能描述:时钟合成器/抖动清除器 XTAL 3.3V LVPECL CLK RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。