参数资料
型号: NBSG16VSMNG
厂商: ON Semiconductor
文件页数: 14/14页
文件大小: 0K
描述: IC RCVR/DRIVER SIGE DIFF 16QFN
产品变化通告: Revision of Device Specifications 02/Oct/2008
标准包装: 123
类型: 收发器
应用: 仪表
安装类型: 表面贴装
封装/外壳: 16-VFQFN 裸露焊盘
供应商设备封装: 16-QFN(3x3)
包装: 管件
配用: NBSG16VSBAEVBOS-ND - BOARD EVAL BBG NBSG16VSBA
其它名称: NBSG16VSMNGOS
NBSG16VS
http://onsemi.com
9
Table 10. AC CHARACTERISTICS for QFN16 VCC = 0 V; VEE = 3.465 V to 3.0 V or VCC = 3.0 V to 3.465 V; VEE = 0 V
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
(See Figure 8) (Note 34)
10
(Note 37)
12
10
(Note 37)
12
10
(Note 37)
12
GHz
tPLH,
tPHL
Propagation Delay to
Output Differential
(VCTRL = VCC 2 V) D → Q, Q
(VCTRL = VCC 1 V) D → Q, Q
100
140
135
180
100
140
135
180
100
80
140
135
180
220
ps
tSKEW
Duty Cycle Skew (Note 35)
3
20
3
15
3
10
ps
tJITTER
RMS Random Clock Jitter
fin < 10 GHz
PeaktoPeak Data Dependent Jitter
fin < 10 Gb/s
0.5
TBD
2
0.5
TBD
2
0.5
TBD
2
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 36)
75
2600
75
2600
75
2600
mV
tr
tf
Output Rise/Fall Times (20% 80%)
@ 1 GHz
(VCTRL = VCC 2 V) Q, Q
(VCTRL = VCC 1 V) Q, Q
30
45
40
55
50
30
45
40
55
50
30
45
40
55
50
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
34.Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50 W to VCC2.0 V. Input edge rates 40 ps (20% 80%).
35.tSKEW = |tPLHtPHL| for a nominal 50% differential clock input waveform. See Figure 10.
36.VINPP(MAX) cannot exceed VCC VEE (applicable only when VCC VEE t 2600 mV).
37.Conditions include input amplitude of 500 mV and VCTRL = VCC 2 V. Minimum output amplitude guarantee of 100 mV (see Output PP
Spec in Figure 8).
Table 11. AC CHARACTERISTICS for QFN16 VCC = 0 V; 3.0 V tVEE v 2.375 V or 2.375 V v VCC t 3.0 V; VEE = 0 V
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
(See Figure 9) (Note 38)
10
(Note 41)
12
10
(Note 41)
12
10
(Note 41)
12
GHz
tPLH,
tPHL
Propagation Delay to
Output Differential
(VCTRL = VCC 2 V) D → Q, Q
(VCTRL = VCC 1 V) D → Q, Q
100
140
135
180
100
140
135
180
80
100
140
135
180
220
ps
tSKEW
Duty Cycle Skew (Note 39)
3
20
3
15
3
10
ps
tJITTER
RMS Random Clock Jitter
fin < 10 GHz
PeaktoPeak Data Dependent Jitter
fin < 10 Gb/s
0.5
TBD
3
0.5
TBD
3
0.5
TBD
3
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 40)
75
2600
75
2600
75
2600
mV
tr
tf
Output Rise/Fall Times (20% 80%)
@ 1 GHz
(VCTRL = VCC 2 V) Q, Q
(VCTRL = VCC 1 V) Q, Q
25
22
50
45
70
60
25
22
50
45
70
60
25
22
50
45
70
60
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
38.Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50 W to VCC2.0 V. Input edge rates 40 ps (20% 80%).
39.tSKEW = |tPLHtPHL| for a nominal 50% differential clock input waveform. See Figure 10.
40.VINPP(MAX) cannot exceed VCC VEE (applicable only when VCC VEE t 2600 mV).
41.Conditions include input amplitude of 500 mV and VCTRL = VCC 2 V. Minimum output amplitude guarantee of 100 mV (see Output PP
Spec in Figure 9).
相关PDF资料
PDF描述
NBSG16MNG IC RCVR/DVR RSECL SIGE DF 16QFN
NBSG16MMNG IC RCVR/DVR RSECL SIGE DF 16QFN
LFXP3E-5T100C IC FPGA 3.1KLUTS 62I/O 100-TQFP
LFXP3E-5TN100C IC FPGA 3.1KLUTS 62I/O 100-TQFP
LFXP3E-4TN100I IC FPGA 3.1KLUTS 62I/O 100-TQFP
相关代理商/技术参数
参数描述
NBSG16VSMNHTBG 功能描述:缓冲器和线路驱动器 BBG 2.5V/3.3V SIGE DIFF RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
NBSG16VSMNR2 功能描述:缓冲器和线路驱动器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
NBSG16VSMNR2G 功能描述:缓冲器和线路驱动器 2.5V/3.3V SiGe Diff w/Variable Output RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
NBSG53A 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
NBSG53A/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS