参数资料
型号: NBSG16VSMNR2
厂商: ON Semiconductor
文件页数: 14/14页
文件大小: 0K
描述: IC RCVR/DRIVER SIGE DIFF 16QFN
产品变化通告: Revision of Device Specifications 02/Oct/2008
LTB Notification 06/Feb/2008
标准包装: 3,000
类型: 收发器
应用: 仪表
安装类型: 表面贴装
封装/外壳: 16-VFQFN 裸露焊盘
供应商设备封装: 16-QFN(3x3)
包装: 带卷 (TR)
其它名称: NBSG16VSMNR2OSTR
NBSG16VS
http://onsemi.com
9
Table 10. AC CHARACTERISTICS for QFN16 VCC = 0 V; VEE = 3.465 V to 3.0 V or VCC = 3.0 V to 3.465 V; VEE = 0 V
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
(See Figure 8) (Note 34)
10
(Note 37)
12
10
(Note 37)
12
10
(Note 37)
12
GHz
tPLH,
tPHL
Propagation Delay to
Output Differential
(VCTRL = VCC 2 V) D → Q, Q
(VCTRL = VCC 1 V) D → Q, Q
100
140
135
180
100
140
135
180
100
80
140
135
180
220
ps
tSKEW
Duty Cycle Skew (Note 35)
3
20
3
15
3
10
ps
tJITTER
RMS Random Clock Jitter
fin < 10 GHz
PeaktoPeak Data Dependent Jitter
fin < 10 Gb/s
0.5
TBD
2
0.5
TBD
2
0.5
TBD
2
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 36)
75
2600
75
2600
75
2600
mV
tr
tf
Output Rise/Fall Times (20% 80%)
@ 1 GHz
(VCTRL = VCC 2 V) Q, Q
(VCTRL = VCC 1 V) Q, Q
30
45
40
55
50
30
45
40
55
50
30
45
40
55
50
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
34.Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50 W to VCC2.0 V. Input edge rates 40 ps (20% 80%).
35.tSKEW = |tPLHtPHL| for a nominal 50% differential clock input waveform. See Figure 10.
36.VINPP(MAX) cannot exceed VCC VEE (applicable only when VCC VEE t 2600 mV).
37.Conditions include input amplitude of 500 mV and VCTRL = VCC 2 V. Minimum output amplitude guarantee of 100 mV (see Output PP
Spec in Figure 8).
Table 11. AC CHARACTERISTICS for QFN16 VCC = 0 V; 3.0 V tVEE v 2.375 V or 2.375 V v VCC t 3.0 V; VEE = 0 V
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
(See Figure 9) (Note 38)
10
(Note 41)
12
10
(Note 41)
12
10
(Note 41)
12
GHz
tPLH,
tPHL
Propagation Delay to
Output Differential
(VCTRL = VCC 2 V) D → Q, Q
(VCTRL = VCC 1 V) D → Q, Q
100
140
135
180
100
140
135
180
80
100
140
135
180
220
ps
tSKEW
Duty Cycle Skew (Note 39)
3
20
3
15
3
10
ps
tJITTER
RMS Random Clock Jitter
fin < 10 GHz
PeaktoPeak Data Dependent Jitter
fin < 10 Gb/s
0.5
TBD
3
0.5
TBD
3
0.5
TBD
3
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 40)
75
2600
75
2600
75
2600
mV
tr
tf
Output Rise/Fall Times (20% 80%)
@ 1 GHz
(VCTRL = VCC 2 V) Q, Q
(VCTRL = VCC 1 V) Q, Q
25
22
50
45
70
60
25
22
50
45
70
60
25
22
50
45
70
60
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
38.Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50 W to VCC2.0 V. Input edge rates 40 ps (20% 80%).
39.tSKEW = |tPLHtPHL| for a nominal 50% differential clock input waveform. See Figure 10.
40.VINPP(MAX) cannot exceed VCC VEE (applicable only when VCC VEE t 2600 mV).
41.Conditions include input amplitude of 500 mV and VCTRL = VCC 2 V. Minimum output amplitude guarantee of 100 mV (see Output PP
Spec in Figure 9).
相关PDF资料
PDF描述
NBSG16VSBAR2 IC RCVR/DRIVER SIGE DIFF 16FCBGA
NBSG16MNR2 IC RCVR/DRVR RSECL SIGE DF 16QFN
LFXP20C-4FN388I IC FPGA 19.7KLUTS 388FPBGA
GBB90DHBS CONN EDGECARD 180PS R/A .050 SLD
LFXP20C-5FN388C IC FPGA 19.7KLUTS 388FPBGA
相关代理商/技术参数
参数描述
NBSG16VSMNR2G 功能描述:缓冲器和线路驱动器 2.5V/3.3V SiGe Diff w/Variable Output RoHS:否 制造商:Micrel 输入线路数量:1 输出线路数量:2 极性:Non-Inverting 电源电压-最大:+/- 5.5 V 电源电压-最小:+/- 2.37 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Reel
NBSG53A 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
NBSG53A/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
NBSG53A_06 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS
NBSG53ABA 功能描述:触发器 2.5V/3.3V SiGe Diff RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel