参数资料
| 型号： | NCP1280DR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 15/17页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM PROG OVP HV 16SOIC |
| 产品变化通告： | Product Obsolescence 01/Jul/2009 |
| 标准包装： | 1 |
| 输出隔离： | 隔离 |
| 频率范围： | 140kHz ~ 320kHz |
| 输入电压： | 7 V ~ 25 V |
| 工作温度： | -40°C ~ 150°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC N |
| 包装： | 剪切带 (CT) |
| 其它名称： | NCP1280DR2GOSCT |
NCP1280
DC + on + ton
t
T
Maximum Duty Cycle
A dedicated internal comparator limits the maximum ON
time of OUT1 by comparing the FF Ramp to V DC(inv) . If the
FF Ramp voltage exceeds V DC(inv) , the output of the Max
DC Comparator goes high. This will reset the Output Latch,
thus turning OFF the outputs and limiting the duty cycle.
Duty cycle is defined as:
f
Therefore, the maximum ON time can be set to yield the
desired DC if the operating frequency is known. The
maximum ON time is set by adjusting the FF Ramp to reach
V DC(inv) in a time equal to t on(max) as shown in Figure 33.
The maximum ON time should be set for the minimum line
voltage. As line voltage increases, the slope of the FF Ramp
increases. This reduces the duty cycle below DC MAX , which
is a desirable feature as the duty cycle is inversely
proportional to line voltage.
5.0 V Reference
The NCP1280 includes a precision 5.0 V reference output.
The reference output is biased directly from V AUX and it can
supply up to 6 mA. Load regulation is 50 mV and line
regulation is 100 mV over the complete operating range.
It is recommended to bypass the reference output with a
0.1 m F ceramic capacitor. The reference output is disabled
when an UV fault is present.
PWM Comparator
In steady state operation, the PWM comparator adjusts the
duty cycle by comparing the error signal to the FF Ramp.
The error signal is fed into the V EA input. The V EA input can
be driven directly with an optocoupler and a pullup resistor
from V REF . The drive of the V EA pin is simplified by
internally incorporating a series diode and resistor. The
series diode provides a 0.7 V offset between V EA input and
the PWM comparator inverting input. The outputs are
enabled if the V EA voltage is approximately 0.7 above the
valley voltage of the FF Ramp.
Oscillator Ramp
2V
The pullup resistor is selected such that in the absence of
the error signal, the voltage on the V EA pin exceeds the peak
amplitude of the FF Ramp. Otherwise, the converter will not
0V
T
be able to reach maximum duty cycle. The V EA range
required to control the DC from 0% to DC MAX is given by
the equation below:
DC ) V
FF Ramp
V DC(inv)
VEA(L) t VEA t
IFF
186.56 pf f
EA(L)
CFF
VDC(inv) +
0V
t on(max)
Figure 33. Maximum ON Time Limit Waveforms
An internal resistor divider from a 2.0 V reference is used
to set V DC(inv) . If the DC MAX pin is grounded, V DC(inv) is
0.88 V. If the pin is floating, V DC(inv) is 1.19 V. This is
equivalent to 60% or 80% of a 1.5 V FF Ramp. V DC(inv) can
be adjusted to other values by using an external resistor
network on the DC MAX pin. For example, if the minimum
line voltage is 100 V, R FF is 1.82 M W , operating frequency
is 200 kHz and a maximum duty cycle of 70% is required,
V DC(inv) is calculated as follows:
IFF 6.7 k W ton(max)
125 k W
where, V EA(L) is the PWM comparator lower input
threshold.
Soft ? Start
Soft ? start (SS) allows the converter to gradually reach
steady state operation, thus reducing startup stress and
surges on the system. The duty cycle is limited during a
soft ? start sequence by comparing the Oscillator Ramp to the
SS voltage (V SS ) by means of the Soft ? Start Comparator.
A 6.2 m A current source starts to charge the capacitor on
the SS pin once faults are removed and V AUX reaches 11 V.
The Soft ? Start Comparator controls the duty cycle while the
SS voltage is below 2.0 V. Once V SS reaches 2.0 V, it exceeds
the Oscillator Ramp voltage and the Soft ? Start Comparator
does not limit the duty cycle. Figure 34 shows the
relationship between the outputs duty cycle and the
VDC(inv) +
55.2 m A 6.7 k W 3.5 m s
10 pF 125 k W
+ 1.04 V
soft ? start voltage.
This can be achieved by connecting a 19.6 k W resistor
from the DC MAX pin to GND. The maximum duty cycle
limit can be disabled connecting a 100 k W resistor between
the DC MAX and V REF pins.
http://onsemi.com
15
相关PDF资料 |
PDF描述 |
|---|---|
| NCP1282BDR2G | IC REG CTRLR BST FLYBK VM 16SOIC |
| NCP1288BD65R2G | IC REG CTRLR FLYBACK PWM 7SOIC |
| NCP1294EDR2G | IC PWM CTLR FLYBACK 16SOIC |
| NCP1308DR2G | IC REG CTRLR FLYBACK PWM 8-SOIC |
| NCP1337DR2G | IC REG CTRLR FLYBK ISO PWM 7SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1282 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Power Factor Controllers |
| NCP1282BDR2G | 功能描述:电压模式 PWM 控制器 HI PRF RSET PWM CNTR RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| NCP1288 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Fixed Frequency Current Mode Controller for Flyback Converters |
| NCP1288_11 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Fixed Frequency Current Mode Controller for Flyback Converters |
| NCP1288BD65R2G | 功能描述:功率因数校正 IC NODSS AUTOR SOCP 65KHZ RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。