参数资料
| 型号： | NCP5381AMNR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 25/34页 |
| 文件大小： | 0K |
| 描述： | IC BUCK CTLR 2/3/4PHASE 40-QFN |
| 产品变化通告： | Specification Change MSL Updated 13/June/2008 Product Discontinuation 01/Oct/2008 |
| 标准包装： | 2,500 |
| 应用： | 控制器，Intel Pentium? IV |
| 输入电压： | 10.8 V ~ 13.2 V |
| 输出数： | 4 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
NCP5381A
PWM Comparators with Hysteresis
Four PWM comparators receive the error amplifier
output signal at their noninverting input. Each comparator
receives one of the triangle waves offset by 1.3 V at it’s
inverting input. The output of the comparator generates the
PWM outputs G1, G2, G3, and G4.
During steady state operation, the duty cycle will center
on the valley of the triangle waveform, with steady state
duty cycle calculated by V out /V in . During a transient event,
both high and low comparator output transitions shift phase
to the points where the error amplifier output intersects the
down and up ramp of the triangle wave.
PROTECTION FEATURES
Undervoltage Lockout
An undervoltage lockout (UVLO) senses the VCC input.
During powerup, the input voltage to the controller is
monitored, and the PWM outputs and the soft-- start circuit
are disabled until the input voltage exceeds the threshold
voltage of the UVLO comparator. The UVLO comparator
incorporates hysteresis to avoid chattering, since VCC is
likely to decrease as soon as the converter initiates
soft-- start.
Overcurrent Shutdown
A programmable overcurrent function is incorporated
within the IC. A comparator and latch makeup this
function. The inverting input of the comparator is
connected to the ILIM pin. The voltage at this pin sets the
maximum output current the converter can produce. The
ROSC pin provides a convenient and accurate reference
voltage from which a resistor divider can create the
overcurrent setpoint voltage. Although not actually
disabled, tying the ILIM pin directly to the ROSC pin sets
the limit above useful levels – effectively disabling
overcurrent shutdown. The comparator noninverting input
is the summed current information from the current sense
amplifiers. The overcurrent latch is set when the current
2.4
2.2
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
information exceeds the voltage at the ILIM pin. The
outputs are immediately disabled, the VR_RDY and
DRVON pins are pulled low, and the soft-- start is pulled
low. The outputs will remain disabled until the V CC voltage
is removed and re-- applied, or the ENABLE input is
brought low and then high.
Overvoltage Protection and Power Good Monitor
An output voltage monitor is incorporated. During
normal operation, if the voltage at the DIFFOUT pin
exceeds 1.3 V, the VR_RDY pin goes low, the DRVON
signal remains high, the PWM outputs are set low. The
outputs will remain disabled until the V CC voltage is
removed and reapplied. During normal operation, if the
output voltage falls more than 300 mV below the DAC
setting, the VR_RDY pin will be set low until the output
rises.
Soft--Start
The NCP5381A incorporates an externally
programmable soft-- start. The soft-- start circuit works by
controlling the ramp-- up of the DAC voltage during
powerup. The initial soft-- start pin voltage is 0 V. The
soft-- start circuitry clamps the DAC input of the Remote
Sense Amplifier to the SS pin voltage until the SS pin
voltage exceeds the DAC setting minus VID offset. The
soft-- start pin is pulled to 0 V if there is an overcurrent
shutdown, if the ENABLE pin is low, if V CC is below the
UVLO threshold, or if an overvoltage condition exists.
There are two possible soft-- start modes: Legacy VR10
and VR11. VR10 mode simply ramps Vcore from 0 V
directly to the DAC setting at the rate set by the capacitor
connected to the SS pin. The VR11 mode ramps Vcore to
1.1 V at the SS capacitor charge rate, pauses at 1.1 V for
170 m s, reads the VID pins to determine the DAC setting,
then ramps Vcore to the final DAC setting at the
Dynamic VID slew rate of 7.3 mV/ m s. Typical VR10 and
VR11 soft-- start sequences are shown in the following
graphs.
VID Setting
Vcore Voltage
SS Pin Voltage
0
0
TIME
Figure 8. Typical VR10 Soft--Start Sequence to Vcore = 1.3 V
http://onsemi.com
25
相关PDF资料 |
PDF描述 |
|---|---|
| NCP5381MNR2G | IC CTLR BUCK 2/3/4PHASE 40-QFN |
| NCP5382MNR2G | IC BUCK CTLR 2-6PHASE 48-QFN |
| NCP5383MNR2G | IC REG CTRLR BUCK PWM 24-QFN |
| NCP5385MNR2G | IC CTLR BUCK 2/3/4PHASE 40-QFN |
| NCP5386BMNR2G | IC CTLR BUCK 1/2PHASE 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP5381MNR2G | 功能描述:DC/DC 开关控制器 ANA 2/3/4 PHSE BUCK CNTLR RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5382 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2/3/4/5/6 Phase Buck Controller for VR10 and VR11 Pentium IV Processor Applications |
| NCP5382MNR2G | 功能描述:DC/DC 开关控制器 PHASE CONTROLLER 4 5 6 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5383 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2 Phase Buck Controller with Integrated Gate Drivers and AVP |
| NCP5383_1 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2 Phase Buck Controller with Integrated Gate Drivers and AVP |
发布紧急采购，3分钟左右您将得到回复。