参数资料
| 型号： | NL17SZ74USG |
| 厂商： | ON Semiconductor |
| 文件页数： | 4/6页 |
| 文件大小： | 0K |
| 描述： | IC FLIP FLOP D-TYPE LOG US8 |
| 标准包装： | 1 |
| 系列： | 17SZ |
| 功能： | 设置（预设）和复位 |
| 类型： | D 型 |
| 输出类型： | 差分 |
| 元件数： | 1 |
| 每个元件的位元数： | 1 |
| 频率 - 时钟： | 250MHz |
| 延迟时间 - 传输： | 2.2ns |
| 触发器类型： | 正边沿 |
| 输出电流高，低： | 32mA，32mA |
| 电源电压： | 1.65 V ~ 5.5 V |
| 工作温度： | -55°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-VFSOP（0.091"，2.30mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 1126 (CN2011-ZH PDF) |
| 其它名称： | NL17SZ74USGOSDKR |
NL17SZ74
http://onsemi.com
4
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0 ns)
Symbol
Parameter
VCC (V)
Test Conditions
TA = 25°C
TA = 55 to 125°C
Units
Min
Typ
Max
Min
Max
fMAX
Maximum Clock
Frequency
(50% Duty Cycle)
(Waveform 1)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
75
75
MHz
2.5 ± 0.2
150
150
3.3 ± 0.3
200
200
5.0 ± 0.5
250
250
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
175
175
5.0 ± 0.5
200
200
tPLH,
tPHL
Propagation Delay,
CP to Q or Q
(Waveform 1)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
2.5
6.5
12.5
2.5
13
ns
2.5 ± 0.2
1.5
3.8
7.5
1.5
8.0
3.3 ± 0.3
1.0
2.8
6.5
1.0
7.0
5.0 ± 0.5
0.8
2.2
4.5
0.8
5.0
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
1.0
3.4
7.0
1.0
7.5
5.0 ± 0.5
1.0
2.6
5.0
1.0
5.5
tPLH,
tPHL
Propagation Delay,
PR or CLR to Q or Q
(Waveform 2)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
2.5
6.5
14
2.5
14.5
ns
2.5 ± 0.2
1.5
3.8
9.0
1.5
9.5
3.3 ± 0.3
1.0
2.8
6.5
1.0
7.0
5.0 ± 0.5
0.8
2.2
5.0
0.8
5.5
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
1.0
3.4
7.0
1.0
7.5
5.0 ± 0.5
1.0
2.6
5.0
1.0
5.5
tS
Setup Time, D to CP
(Waveform 1)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
6.5
6.5
ns
2.5 ± 0.2
3.5
3.5
3.3 ± 0.3
2.0
2.0
5.0 ± 0.5
1.5
1.5
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
2.0
2.0
5.0 ± 0.5
1.5
1.5
tH
Hold Time, D to CP
(Waveform 1)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
0.5
0.5
ns
2.5 ± 0.2
0.5
0.5
3.3 ± 0.3
0.5
0.5
5.0 ± 0.5
0.5
0.5
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
0.5
0.5
5.0 ± 0.5
0.5
0.5
tW
Pulse Width,
CP, CLR, PR
(Waveform 3)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
6.0
6.0
ns
2.5 ± 0.2
4.0
4.0
3.3 ± 0.3
3.0
3.0
5.0 ± 0.5
2.0
2.0
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
3.0
3.0
5.0 ± 0.5
2.0
2.0
tREC
Recover Time
PR; CLR to CP
(Waveform 3)
1.8 ± 0.15
CL = 15 pF
RD = 1 MW
S1 = Open
8.0
8.0
MHz
2.5 ± 0.2
4.5
4.5
3.3 ± 0.3
3.0
3.0
5.0 ± 0.5
3.0
3.0
3.3 ± 0.3
CL = 50 pF,
RD = 500 W, S1 = Open
3.0
3.0
5.0 ± 0.5
3.0
3.0
8. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC/2 (per flipflop). CPD is used to determine the
noload dynamic power consumption; PD = CPD VCC2 fin + ICC VCC.
CAPACITANCE (Note 9)
Symbol
Parameter
Condition
Typical
Unit
CIN
Input Capacitance
VCC = 5.5 V
7.0
pF
COUT
Output Capacitance
VCC = 5.5 V
7.0
pF
CPD
Power Dissipation Capacitance (Note 10)
Frequency = 10 MHz
VCC = 3.3 V
VCC = 5.0 V
16
21
pF
9. TA = +25°C, f = 1 MHz
10.CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (ICCD) at
no output loading and operating at 50% duty cycle. (See Figure 1) CPD is related to ICCD dynamic operating current by the expression:
ICCD = CPD VCC fin + ICC(static).
相关PDF资料 |
PDF描述 |
|---|---|
| NC7SZ175L6X | IC FLIP FLOP UHS D 6-MICROPAK |
| 535P | TERMINATOR MALE 8A 600V |
| M85049/31-18N | E NUT SHELL SIZE 18 NICKEL |
| V48A3V3M264BG | CONVERTER MOD DC/DC 3.3V 264W |
| V48A3V3M264BF3 | CONVERTER MOD DC/DC 3.3V 264W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NL17SZ74USG | 制造商:ON Semiconductor 功能描述:Analog Switch IC |
| NL17SZ74USG-CUT TAPE | 制造商:ON 功能描述:NL17SZ Series 3.25 V Surface Mount Single D-Type Flip-Flop - US-8 |
| NL17SZ74USGH | 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述: |
| NL17SZ86 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Single 2-Input Exclusive-OR Gate |
| NL17SZ86/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single 2-Input Exclusive-OR Gate |
发布紧急采购，3分钟左右您将得到回复。