- 您现在的位置：买卖IC网 > Datasheet目录484 > NOIL1SC4000A-GDC (ON Semiconductor)IC IMAGE SENSOR 4MP 127-PGA Datasheet资料下载
参数资料
| 型号： | NOIL1SC4000A-GDC |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/30页 |
| 文件大小： | 0K |
| 描述： | IC IMAGE SENSOR 4MP 127-PGA |
| 标准包装： | 1 |
| 系列： | * |
| 象素大小： | 12µm x 12µm |
| 有源象素阵列： | 2048H x 2048V |
| 每秒帧数： | 15 |
| 电源电压： | 2.5V, 3.3V |
| 类型： | CMOS 成像 |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
| 其它名称： | CYIL1SC4000AA-GDC CYIL1SC4000AA-GDC-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
NOIL1SM4000A
Figure 11. Internal Timing of Pixel
In Figure 11, levels are defined by the pixel array voltage
supplies; for correct polarities of the signals see Table 4. The
signals in Figure 11 are generated from the on-chip drivers.
These on-chip drivers need two types of signals to generate
the exact type of signal. It needs digital control signals
between 0 V and 3.3 V (internally converted to 2.5 V) with
normal driving capability and power supplies. The control
signals are required to indicate when they must occur and the
than the internal signal Vmem is low, if Mem_hl is logic ‘1’
the internal signal Vmem is high.
Reset is made with two control signals, Reset and
Reset_ds, and two supplies, Vres and Vres_ds. Depending
on the signal that becomes active, the corresponding supply
level is applied to the pixel.
Table 4 summarizes the relation between the internal and
external pixel array signals.
power supplies indicate the level.
Vmem is made of a control signal Mem_hl and 2 supplies
Vmem_h and Vmem_l. If the signal Mem_hl is the logic ‘0’
Table 4. OVERVIEW OF INTERNAL AND EXTERNAL PIXEL ARRAY SIGNALS
Internal Signal
Precharge
Sample
Reset
Vmem
Vlow
0
0
0
2.0 V to 2.5 V
Vhigh
0.45 V
2.5 V
2.5 V to 3.3 V
2.5 V to 3.3 V
External Control Signal
Precharge (AL)
Sample (AL)
Reset (AH) and Reset_ds (AH)
Mem_hl (AL)
Low DC Level
Vpre_l
Gnd
Gnd
Vmem_l
High DC Level
Controlled by
bias-resistor
Vdd
Vres and Vres_ds
Vmem_h
For dual slope operation, give a second reset pulse to a
lower reset level during integration. This is done by the
control signal Reset_ds and by the power supply Vres_ds
that defines the level to which the pixel must be reset.
Note that Reset is dominant over Reset_ds, which means
that the high voltage level is applied for reset, if both pulses
occur at the same time.
Multiple slopes are possible having multiple Reset_ds
pulses with a lower Vres_ds level for each pulse given within
the same integration time.
The rise and fall times of the internal generated signals are
not very fast (200 ns). In fact they are made rather slow to
limit the maximum current through the power supply lines
(Vmem_h, Vmem_l, Vres, Vres_ds, Vdd). Current
limitation of those power supplies is not required. However,
limit the currents to not higher than 400 mA.
The power supply Vmem_l must be able to sink this
current because it must be able to discharge the internal
capacitance from the level Vmem_h to the level Vmem_l.
The external control signals should be capable of driving
input capacitance of about 10 pF.
Digital Signals
The digital signals control the readout of the image sensor.
These signals are:
? Sync_y (AH [10] ): Starts the readout of the frame. This
pulse synchronises the y-address register: active high.
This signal is also the end of the frame or window and
determines the window width.
? Clock_y (AH [10] ): Clock of the y-register. On the rising
edge of this clock, the next line is selected.
? Sync_x (AH [10] ): Starts the readout of the selected line
at the address defined by the x-address register. This
pulse synchronises the x-address register: active high.
This signal is also the end of the line and determines the
window length.
? Clock_x (AH [10] ): Determines the pixel rate. A clock of
33 MHz is required to achieve a pixel rate of 66 MHz.
? Spi_data (AH [10] ): Data for the SPI.
? Spi_clock (AH [10] ): Clock of the SPI. This clock
downloads the data into the SPI register.
http://onsemi.com
11
相关PDF资料 |
PDF描述 |
|---|---|
| NOIL1SE3000A-GDC | IC IMAGE SENSOR 3MP 369-PGA |
| NOIL1SM0300A-WWC | IC IMAGE SENSOR LUPA300 48LLC |
| NOIL2SC1300A-GDC | IC IMAGE SENSOR LUPA1300 168PGA |
| NOIV1SE025KA-GDC | IC IMAGE SENSOR 25MP 355PGA |
| NP100P04PDG-E1-AY | MOSFET P-CH -40V MP-25ZP/TO-263 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NOIL1SE0300A-QDC | 功能描述:SENSOR IMAGE COLOR CMOS 48-LCC RoHS:否 类别:传感器，转换器 >> 图像，相机 系列:- 标准包装:480 系列:- 象素大小:6.7µm x 6.7µm 有源象素阵列:768H x 488V 每秒帧数:52 电源电压:3.3V 类型:CMOS 成像 封装/外壳:48-QFP 供应商设备封装:48-QFP 包装:托盘 请注意:* 配用:4H2105-ND - HEADBOARD FOR KAC-004014H2104-ND - KIT EVAL FOR KAC-00401 其它名称:4H20954H2095-NDKAC-00401-CBC-LB-A0 |
| NOIL1SE3000A-GDC | 功能描述:IC IMAGE SENSOR 3MP 369-PGA RoHS:是 类别:传感器，转换器 >> 图像，相机 系列:* 标准包装:480 系列:- 象素大小:6.7µm x 6.7µm 有源象素阵列:768H x 488V 每秒帧数:52 电源电压:3.3V 类型:CMOS 成像 封装/外壳:48-QFP 供应商设备封装:48-QFP 包装:托盘 请注意:* 配用:4H2105-ND - HEADBOARD FOR KAC-004014H2104-ND - KIT EVAL FOR KAC-00401 其它名称:4H20954H2095-NDKAC-00401-CBC-LB-A0 |
| NOIL1SM0300A-QDC | 功能描述:IC IMAGE SENSOR LUPA300 48LLC RoHS:是 类别:传感器，转换器 >> 图像，相机 系列:* 标准包装:480 系列:- 象素大小:6.7µm x 6.7µm 有源象素阵列:768H x 488V 每秒帧数:52 电源电压:3.3V 类型:CMOS 成像 封装/外壳:48-QFP 供应商设备封装:48-QFP 包装:托盘 请注意:* 配用:4H2105-ND - HEADBOARD FOR KAC-004014H2104-ND - KIT EVAL FOR KAC-00401 其它名称:4H20954H2095-NDKAC-00401-CBC-LB-A0 |
| NOIL1SM0300A-WWC | 功能描述:IC IMAGE SENSOR LUPA300 48LLC RoHS:是 类别:传感器，转换器 >> 图像，相机 系列:LUPA300 标准包装:480 系列:- 象素大小:6.7µm x 6.7µm 有源象素阵列:768H x 488V 每秒帧数:52 电源电压:3.3V 类型:CMOS 成像 封装/外壳:48-QFP 供应商设备封装:48-QFP 包装:托盘 请注意:* 配用:4H2105-ND - HEADBOARD FOR KAC-004014H2104-ND - KIT EVAL FOR KAC-00401 其它名称:4H20954H2095-NDKAC-00401-CBC-LB-A0 |
| NOIL1SM1300AWES | 制造商:ON Semiconductor 功能描述:PW/H |
发布紧急采购，3分钟左右您将得到回复。