参数资料
型号: NSD-2101-ASST
厂商: ams
文件页数: 13/23页
文件大小: 0K
描述: IC DRIVER MOTOR SQUIGGLE 16-QFN
产品培训模块: Miniature Motion Control Overview
标准包装: 1
系列: SQUIGGLE®
应用: 压电电机驱动器
评估套件: 可供
输出数: 1
电源电压: 2.3 V ~ 5.5 V
工作温度: -30°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 16-VQFN 裸露焊盘
供应商设备封装: 16-QFN(4x4)
包装: 标准包装
其它名称: NSD-2101-ASSTDKR
NSD-2101
Datasheet - D e t a i l e d D e s c r i p t i o n
7.8 Pulse Counter
The pulse counter sets the number of pulses the motor should be active. When a new value is written to the pulse count register an internal
counter is started to count generated output pulses. Writing all zeros to the pulse counter stops the motor even if the previous set counter value
is not completed, all outputs pulled to ground. The same is valid for power down mode. Bit 6 in the pulse counter (d) is used to set the direction
of motor motion.
Table 11. Pulse Counter Values
Pulse Counter Value
XXXX X000 0000 0000
XXXX X100 0000 0000
XXXX X111 1111 1111
Typ
0
1024
2047
Unit
pulses
pulses
pulses
Conditions
Motor is off, driver outputs are low
Maximum possible number of pulses
7.9 Pulse Width Control
A register is used to define the duty cycle of the driver output signal. The default value for this register set during power up or power down (XPD
= LOW) is equal to 00h. In this case the default duty cycle of 50% is generated. The resulting duty cycle and resolution of single steps is
depending on the master clock frequency and the switching frequency of the driver output. Table 12 provides an example for 25MHz master
clock and 200kHz driver frequency. The value of the duty cycle register should not exceed 50.4% of the period counter value. Pulse Width
Modulation is used for speed control when motor is operating in half bridge mode.
Table 12. Pulse Width Register Values
Pulse Width Register
0000 0000
0000 0001
0000 1101
0001 1011
0011 0101
0011 1110
0011 1111
Typ
49.6/50.4
0.8
10.4
21.6
42.4
49.6
50.4
Unit
%
%
%
%
%
%
%
Conditions
default
If operating in half bridge mode, the pulse width can be used to adjust speed. At 50% the motor will operate at its maximum speed. To reduce the
speed, the pulse width may be reduced. However, below ~15%, there may not be enough energy in the signal to move the motor.
7.10 Phase Shift
A register is used to define the phase shift between the two phases of the driver output signal. The default value for this register set during power
up or power down (XPD = LOW) is equal to 00h. In this case the default phase shift of 90° is generated. The resulting phase shift and resolution
of single steps is depending on the master clock frequency and the switching frequency of the driver output. Table 13 provides an example for
25MHz master clock and 200kHz driver frequency. The value of the phase shift register should not exceed 50.4% of the period counter value.
Negative phase shift values are achieved by changing the direction bit: -160deg = 20deg and inverted direction bit.
Table 13. Phase Shift Register Values
Phase Shift Register
0000 0000
0000 0001
0000 1101
0000 1110
0001 1111
0010 0000
Typ
90.5
2.88
37.44
40.32
89.28
92.16
Unit
deg
deg
deg
deg
deg
deg
Revision 0.6
Conditions
Default (Normal for both SQL and UTAF)
12 - 22
相关PDF资料
PDF描述
NTGD1100LT1 MOSFET N-CHAN 3.3A 8V TSOP6
NUD3048MT1G IC FET SW N-CH 100V ESD 6TSOP
NUD3105DMT1 IC INDCT LOAD DRVR DUAL SC74-6
NUD3105LT1 IC INDCT LOAD/RELAY DRVR SOT23
NUD3112LT1 IC INDCT LOAD/RELAY DRVR SOT23
相关代理商/技术参数
参数描述
NSD2101-DQFS 制造商:AMSCO 制造商全称:austriamicrosystems AG 功能描述:Piezo Motor Driver ASIC for SQL-RV Series Reduced Voltage SQUIGGLE RV and UTAF Motors
NSD2101-DWLS 制造商:AMSCO 制造商全称:austriamicrosystems AG 功能描述:Piezo Motor Driver ASIC for SQL-RV Series Reduced Voltage SQUIGGLE RV and UTAF Motors
NSD225 制造商:Microsemi Corporation 功能描述:BAE PN 3274989-7,REVJ - Bulk
NSD226M10 制造商:NEC 功能描述:SMT226D10V NEC brand bulk 100/bag VT77
NSD235 制造商:Microsemi Corporation 功能描述:DZ771215A - Bulk