收藏本站
参数资料
型号： ORSO42G5-2BM484I
厂商： Lattice Semiconductor Corporation
文件页数： 76/153页
文件大小： 0K
描述： IC FPSC TRANSCEIVER 4CH 484-BGA
产品变化通告： Product Discontinuation 01/Aug/2011
标准包装： 60
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
29
SONET TOH Byte Denitions
The Transport OverHead bytes of the SONET frame can be used for in-band conguration, service, and manage-
ment since it is carried along the same channel as data. In the ORSO42G5 and ORSO82G5 in-band signaling can
be efciently utilized, since the total cost of overhead is only 3.3%. The overhead bytes in an STS-1 header are
shown in Table 15 (The path overhead bytes are in the SPE.)
Figure 15. SONET Overhead Bytes
When used in true SONET applications, all or most TOH bytes will be generated in the FPGA logic or by an exter-
nal device. Two modes are provided for this application – transparent and AUTO_SOH. In transparent mode all
bytes from the FPGA logic are passed through unchanged.
In AUTO_SOH mode the embedded core inserts the A1/A2 framing bytes, performs the B1 calculation and inserts
the B1 byte. A1/A2 and B1 insertion can be independently enabled. This avoids the need to do SONET scrambling
in the FPGA logic. All other bytes are passed through unchanged from the FPGA logic as in transparent mode.
When used for applications that transfer non-SONET data, an AUTO_TOH mode is provided. In this mode, all of
the overhead bytes are set by the embedded core. Most of the bytes are set to zero. At the receive side, all of the
TOH bytes except those set to a non-zero value can be ignored in the AUTO_TOH mode.
The TOH bytes have the following functions in true SONET applications.
Section Overhead Bytes:
– A1, A2 – These bytes are used for framing and to mark the beginning of a SONET frame. A1 has the value
0x F6 and A2 has the value 0x28.
– J0 -Section Trace Message – This byte carries the section trace message. The message is interpreted to
verify connectivity to a particular node in the network.
– B1 - Section Bit Interleaved Parity (BIP-8) byte – This byte carries the parity information which is used to
check for transmission errors in a section. The computed parity value is transmitted in the next frame in the
B1 position. It is dened only for the rst STS-1 of a STS-N signal. The other bytes have a default value of
0x00.
J1
B3
C2
H4
G1
F2
Z4
Z5
Z6
A1
A2
J0
B1
E1
F1
D1
D2
D3
H1
H2
H3
B2
K1
K2
D4
D5
D6
D7
D8
D9
D10
D11
D12
S1/Z1
Z3
E2
J1
B3
C2
H4
G1
F2
Z4
Z5
Z6
0
1
4
3
2
5
6
7
8
Transport
Overhead
Path
Overhead
012
Line
Overhead
Section
Overhead
相关PDF资料
PDF描述
PIC32MX575F512L-80I/BG IC MCU 32BIT 512KB FLASH 121XBGA
ORSO42G5-1BM484I IC FPSC TRANSCEIVER 4CH 484-BGA
PIC18F4682-I/ML IC PIC MCU FLASH 40KX16 44QFN
ORT8850L-2BMN680I IC TRANCEIVERS FPSC 680FPGAM
ORT8850L-1BMN680C IC TRANCEIVERS FPSC 680FPGAM
相关代理商/技术参数
参数描述
ORSO42G5-2BMN484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-2BMN484I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-EV 功能描述:可编程逻辑 IC 开发工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*