- 您现在的位置：买卖IC网 > PDF目录189451 > OV09121-C00A (Electronic Theatre Controls, Inc.) OV9625 Color CMOS SXGA (1.3 MPixel) CAMERACHIP OV9121 B&W CMOS SXGA (1.3 MPixel) CAMERACHIP PDF资料下载
参数资料
| 型号： | OV09121-C00A |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | OV9625 Color CMOS SXGA (1.3 MPixel) CAMERACHIP OV9121 B&W CMOS SXGA (1.3 MPixel) CAMERACHIP |
| 中文描述： | OV9625彩色CMOS SXGA（1.3万像素）的CameraChip OV9121乙 |
| 文件页数： | 18/30页 |
| 文件大小： | 361K |
| 代理商： | OV09121-C00A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Register Set
Version 1.3, September 15, 2003
Proprietary to OmniVision Technologies
25
Omni
ision
2B
FRARL
00
RW
Line Interval Adjustment Value LSB 8 bits
The frame rate will be adjusted by changing the line interval. Each LSB
will add 2/1520 Tframe in SXGA and 2/800 Tframe in VGA mode to the
frame period.
2C
RBIAS
80
RW
R Channel Offset Manual Adjustment Value - effective only when
COMG[3] = 1 (see “COMG” on page 19).
Bit[7]:
Offset direction
0:
Add RBIAS[6:0]
1:
Subtract RBIAS[6:0]
Bit[6:0]:
R channel offset adjustment value
2D
ADDVSL
00
RW
VSYNC Pulse Width LSB 8 bits
Bit[7:0]:
Line periods added to VSYNC width. Default VSYNC
output width is 4 x tline. Each LSB count will add 1 x tline
to the VSYNC active period.
2E
ADDVSH
00
RW
VSYNC Pulse width MSB 8 bits
Bit[7:0]:
Line periods added to VSYNC width. Default VSYNC
output width is 4 x tline. Each MSB count will add
256 x tline to the VSYNC active period.
2F
YAVG
00
RW
Luminance Average
This register will auto update when COMH[5] = 1 (see “COMH” on
page 20). Average Luminance is calculated from the B/Gb/Gr/R
channel average as follows:
(BAVG[7:0] + GbAVG[7:0] + GrAVG[7:0] +RAVG[7:0])/4
30
HSDY
08
RW
HSYNC Position and Width Start Point Lower 8 bits
This register and COML[1:0] (see “COML” on page 24) define the
HSYNC start position, each LSB will shift HSYNC start point by 1 pixel
period.
31
HEDY
30
RW
HSYNC Position and Width End Point Lower 8 bits
This register and COML[3:2] (see “COML” on page 24) define the
HSYNC start position, each LSB will shift HSYNC start point by 1 pixel
period.
Table 11
Device Control Register List
Address
(Hex)
Register
Name
Default
(Hex)
R/W
Description
相关PDF资料 |
PDF描述 |
|---|---|
| OV09625-C00A | OV9625 Color CMOS SXGA (1.3 MPixel) CAMERACHIP OV9121 B&W CMOS SXGA (1.3 MPixel) CAMERACHIP |
| OV1564C2/B32.768KHZ | CRYSTAL OSCILLATOR, CLOCK, 0.032768 MHz, CMOS OUTPUT |
| OV7141 | OV7640 Color CMOS VGA (640 x 480) CAMERACHIP OV7141 B&W CMOS VGA (640 x 480) CAMERACHIP |
| OV7604C7/A | CRYSTAL OSCILLATOR, CLOCK, 0.032768 MHz, HCMOS OUTPUT |
| OV7604C7/BM | CRYSTAL OSCILLATOR, CLOCK, 0.032768 MHz, HCMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| OV09215-F48V | 制造商:OMNIVISION 制造商全称:OMNIVISION 功能描述:High-Performance Video for Automotive Vision Applications |
| OV09620-C00A | 制造商:Omnivision Technologies Inc 功能描述:1.3 MEGA PIXEL CAMERA CHIP |
| OV09625-C00A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:OV9625 Color CMOS SXGA (1.3 MPixel) CAMERACHIP OV9121 B&W CMOS SXGA (1.3 MPixel) CAMERACHIP |
| OV09630-C00A | 制造商:Omnivision Technologies Inc 功能描述:1.3 MPIXEL CAMERA CHIP, 1/3"" |
| OV09655-ECJFAA1A-SR | 制造商:Omnivision Technologies Inc 功能描述:SXGA Camera Evaluation kit USB 2.0 |
发布紧急采购，3分钟左右您将得到回复。