- 您现在的位置：买卖IC网 > PDF目录367700 > P60ARM-IG (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF资料下载
参数资料
| 型号： | P60ARM-IG |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微处理器 |
| 文件页数： | 10/120页 |
| 文件大小： | 1275K |
| 代理商： | P60ARM-IG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
P60ARM-B
6
DBE
I
Data bus enable. When
When
DBE
goes HIGH these output drivers are enabled.
DMA and so on.
DBE
is LOW the write data register output drivers are disabled.
DBE
facilitates data bus sharing for
LATEABT
I
Late
HIGH (Late
back. When it is LOW (Early abort) the modified base register is not written back.
must not be changed during the execution of a data access instruction where abort is active.
It is recommended that the Late
abort scheme be used where possible as this scheme will be
used in future ARM processors.
abort. This signal controls the action of the processor on an
abort) the modified base register of an
abort exception. When it is
aborted LDR or STR instruction is written
LATEABT
LOCK
OS8
Locked operation. When
access, and the memory controller must wait until
device to access the memory.
the duration of the locked memory accesses. It is active only during the data swap (SWP)
instruction.
LOCK
is HIGH, the processor is performing a òlockedó memory
LOCK
goes LOW before allowing another
LOCK
changes while
MCLK
is HIGH, and remains HIGH for
MCLK
I
Memory clock input. This clock times all ARM60 memory accesses and internal operations.
The clock has two distinct phases -
phase 1
in which
MCLK
(and
nWAIT
) is HIGH. The clock may be stretched indefinitely in either phase to
allow access to slow peripherals or memory. Alternatively, the
with a free running
MCLK
to achieve the same effect.
MCLK
is LOW and
phase 2
in which
nWAIT
input may be used
nBW
OS8
Not byte/word. This is an output signal used by the processor to indicate to the external
memory system when a data transfer of a byte length is required. The signal is HIGH for
word transfers and LOW for byte transfers and is valid for both read and write cycles. The
signal will become valid during phase 2 of the cycle before the one in which the transfer will
take place. It will remain stable throughout phase 1 of the transfer cycle.
nCPI
O4
Not Coprocessor instruction. When ARM60 executes a coprocessor instruction, it will take
this output LOW and wait for a response from the coprocessor. The action taken will depend
on this response, which the coprocessor signals on the
CPA
and
CPB
inputs.
nFIQ
I
Not fast interrupt request. This is an asynchronous interrupt request to the processor which
causes it to be interrupted if taken LOW when the appropriate enable in the processor is
active. The signal is level sensitive and must be held LOW until a suitable response is
received from the processor.
nIRQ
I
Not interrupt request. As
to interrupt the processor when the appropriate enable is active.
nFIQ
, but with lower priority. May be taken LOW asynchronously
nMREQ
O4
Not memory request. This signal, when LOW, indicates that the processor requires memory
access during the following cycle. The signal becomes valid during phase 1, remaining valid
through phase 2 of the cycle preceding that to which it refers.
nOPC
O4
Not op-code fetch. When LOW this signal indicates that the processor is fetching an
instruction from memory; when HIGH, data (if present) is being transferred. The signal
becomes valid during phase 2 of the previous cycle, remaining valid through phase 1 of the
referenced cycle.
Name
Type
Description
Table 1: Signal Description
相关PDF资料 |
PDF描述 |
|---|---|
| P60ARM-B | Low power, general purpose 32-bit RISC microprocessor |
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 类别:电池产品 >> 电池，充电式（蓄电池） 系列:- MSDS 材料安全数据表:Nickel Metal Hydride Battery MSDS 标准包装:1,000 系列:TWICELL 电池化学:镍金属氢化物 电池大小:AAA 电压 - 额定:1.2V 容量:930mAh 尺寸/尺寸:- 端接类型:焊片 放电速率:186mA 标准充电电流:100mA 标准充电时间:16小时 重量:0.029 磅（13.15g） 装运信息:- 其它名称:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
| P60AS701 | 功能描述:旋钮开关 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
| P60AS701TR | 功能描述:旋钮开关 10POS 0.15A 24VDC RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
发布紧急采购，3分钟左右您将得到回复。