- 您现在的位置：买卖IC网 > PDF目录367700 > P60ARM-IG (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF资料下载
参数资料
| 型号： | P60ARM-IG |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微处理器 |
| 文件页数： | 9/120页 |
| 文件大小： | 1275K |
| 代理商： | P60ARM-IG |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
Signal Description
5
2.0 Signal Description
Name
Type
Description
A[31:0]
OS8
Addresses. This is the processor address bus. If
addresses become valid during phase 2 of the cycle before the one to which they refer and
remain so during phase 1 of the referenced cycle. Their stable period may be controlled by
ALE
as described below. Refer to section "AC parameters" for timing diagrams.
ALE
(address latch enable) is HIGH, the
ABE
I
Address bus enable. This is an input signal which, when LOW, puts the address bus drivers
into a high impedance state.
ABE
must be tied HIGH when there is no system requirement
to turn off the address drivers.
ABORT
I
Memory
a requested access is not allowed. ARM60 can be configured to accept either early aborts for
compatibility with earlier processors or late aborts for greater flexibility.
ABORT
. This is an input which allows the memory system to tell the processor that
ALE
I
Address latch enable. This input is used to control transparent latches on the address outputs.
Normally the addresses change during phase 2 to the value required during the next cycle,
but for direct interfacing to ROMs they are required to be stable to the end of phase 2. Taking
ALE
LOW until the end of phase 2 will ensure that this happens. If the system does not
require address lines to be held in this way,
ALE
static, so
ALE
may be held LOW for long periods to freeze addresses.
must be tied HIGH. The address latch is
BIGEND
I
Big Endian configuration. When this signal is HIGH the processor treats bytes in memory as
being in Big Endian format. When it is LOW memory is treated as Little
Endian.
CPA
I
Coprocessor absent. A coprocessor which is capable of performing the operation that ARM60
is requesting (by asserting
nCPI
) should take
CPA
end of phase 1 of the cycle in which
nCPI
went LOW, ARM60 will
handshake and take the undefined instruction trap. If
ARM60 will busy-wait until
CPB
is LOW and then complete the coprocessor instruction.
LOW immediately. If
CPA
abort the coprocessor
is LOW and remains LOW,
is HIGH at the
CPA
CPB
I
Coprocessor busy. A coprocessor which is capable of performing the operation which
ARM60 is requesting (by asserting
nCPI
), but cannot commit to starting it immediately,
should indicate this by driving
CPB
HIGH. When the coprocessor is ready to start it should
take
CPB
LOW. ARM60 samples
CPB
at the end of phase 1 of each cycle in which
LOW.
nCPI
is
D[31:0]
I/
OS8
Data Bus. These are bidirectional signal paths which are used for data transfers between the
processor and external memory. During read cycles (when
must be valid before the end of phase 2 of the transfer cycle. During write cycles (when
is HIGH), the output data will become valid during phase 1 and remain valid throughout
phase 2 of the transfer cycle.
nRW
is LOW), the input data
nRW
DATA32
I
32 bit Data configuration. When this signal is HIGH the processor can access data in a 32 bit
address space using address lines
A[31:0]
. When it is LOW the processor can access data from
a 26 bit address space using
A[25:0]
. In this latter configuration the address lines
not used. Before changing
DATA32
, ensure that the processor is not about to access an
address greater that 0x3FFFFFF in the next cycle.
A[31:26]
are
Table 1: Signal Description
相关PDF资料 |
PDF描述 |
|---|---|
| P60ARM-B | Low power, general purpose 32-bit RISC microprocessor |
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 类别:电池产品 >> 电池，充电式（蓄电池） 系列:- MSDS 材料安全数据表:Nickel Metal Hydride Battery MSDS 标准包装:1,000 系列:TWICELL 电池化学:镍金属氢化物 电池大小:AAA 电压 - 额定:1.2V 容量:930mAh 尺寸/尺寸:- 端接类型:焊片 放电速率:186mA 标准充电电流:100mA 标准充电时间:16小时 重量:0.029 磅（13.15g） 装运信息:- 其它名称:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
| P60AS701 | 功能描述:旋钮开关 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
| P60AS701TR | 功能描述:旋钮开关 10POS 0.15A 24VDC RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
发布紧急采购，3分钟左右您将得到回复。