- 您现在的位置：买卖IC网 > PDF目录367700 > P60ARM-IG (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF资料下载
参数资料
| 型号： | P60ARM-IG |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微处理器 |
| 文件页数： | 17/120页 |
| 文件大小： | 1275K |
| 代理商： | P60ARM-IG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
Programmer's Model
13
3.4 Exceptions
Exceptions arise whenever there is a need for the normal flow of program execution to be broken, so that
(for example) the processor can be diverted to handle an interrupt from a peripheral. The processor state
just prior to handling the exception must be preserved so that the original program can be resumed when
the exception routine has completed. Many exceptions may arise at the same time.
ARM60 handles exceptions by making use of the banked registers to save state. The old PC and CPSR
contents are copied into the appropriate R14 and SPSR and the PC and mode bits in the CPSR bits are forced
to a value which depends on the exception. Interrupt disable flags are set where required to prevent
otherwise unmanageable nestings of exceptions. In the case of a re-entrant interrupt handler, R14 and the
SPSR should be saved onto a stack in main memory before re-enabling the interrupt; when transferring the
SPSR register to and from a stack, it is important to transfer the whole 32 bit value, and not just the flag or
control fields. When multiple exceptions arise simultaneously, a fixed priority determines the order in
which they are handled. The priorities are listed later in this chapter.
3.4.1 FIQ
The FIQ (Fast Interrupt reQuest) exception is externally generated by taking the
input can accept asynchronous transitions, and is delayed by one clock cycle for synchronisation before it
can affect the processor execution flow. It is designed to support a data transfer or channel process, and has
sufficient private registers to remove the need for register saving in such applications (thus minimising the
overhead of context switching). The FIQ exception may be disabled by setting the F flag in the CPSR (but
note that this is not possible from User mode). If the F flag is clear, ARM60 checks for a LOW level on the
output of the FIQ synchroniser at the end of each instruction.
nFIQ
input LOW. This
When a FIQ is detected, ARM60 performs the following:
(1)
Saves the address of the next instruction to be executed plus 4 in R14_fiq; saves CPSR in SPSR_fiq
(2)
Forces M[4:0]=10001 (FIQ mode) and sets the F and I bits in the CPSR
(3)
Forces the PC to fetch the next instruction from address 0x1C
To return normally from FIQ, use SUBS PC, R14_fiq,#4 which will restore both the PC (from R14) and the
CPSR (from SPSR_fiq) and resume execution of the interrupted code. R14_fiq is a symbol for the register
R14 and if used needs to be declared in the users application program.
3.4.2 IRQ
The IRQ (Interrupt ReQuest) exception is a normal interrupt caused by a LOW level on the
has a lower priority than FIQ, and is masked out when a FIQ sequence is entered. Its effect may be masked
out at any time by setting the I bit in the CPSR (but note that this is not possible from User mode). If the I
flag is clear, ARM60 checks for a LOW level on the output of the IRQ synchroniser at the end of each
instruction. When an IRQ is detected, ARM60 performs the following:
nIRQ
input. It
(1)
Saves the address of the next instruction to be executed plus 4 in R14_irq; saves CPSR in SPSR_irq
(2)
Forces M[4:0]=10010 (IRQ mode) and sets the I bit in the CPSR
(3)
Forces the PC to fetch the next instruction from address 0x18
相关PDF资料 |
PDF描述 |
|---|---|
| P60ARM-B | Low power, general purpose 32-bit RISC microprocessor |
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 类别:电池产品 >> 电池，充电式（蓄电池） 系列:- MSDS 材料安全数据表:Nickel Metal Hydride Battery MSDS 标准包装:1,000 系列:TWICELL 电池化学:镍金属氢化物 电池大小:AAA 电压 - 额定:1.2V 容量:930mAh 尺寸/尺寸:- 端接类型:焊片 放电速率:186mA 标准充电电流:100mA 标准充电时间:16小时 重量:0.029 磅（13.15g） 装运信息:- 其它名称:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
| P60AS701 | 功能描述:旋钮开关 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
| P60AS701TR | 功能描述:旋钮开关 10POS 0.15A 24VDC RoHS:否 制造商:C&K Components 位置数量:5 卡片组数量: 每卡片组极数:2 电流额定值:250 mA 电压额定值:125 V 指数角: 触点类型: 触点形式:DPST 端接类型:Solder 安装类型:Panel 触点电镀:Silver |
发布紧急采购，3分钟左右您将得到回复。