- 您现在的位置：买卖IC网 > PDF目录367726 > P87C42 (INTEL CORP) UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER PDF资料下载
参数资料
| 型号： | P87C42 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER |
| 中文描述： | 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 7/25页 |
| 文件大小： | 345K |
| 代理商： | P87C42 |
UPI-C42/UPI-L42
thereby providing additional user programmable
memory space. This feature is enabled by the
A20EN instruction and remains enabled until the de-
vice is reset. It is important to note that the execu-
tion of the A20EN instruction redefines Port 2, bit 1
as a pure output pin with read only characteristics.
The state of this pin can be modified only through a
valid ‘‘D1’’ command sequence (see Table 1). Once
enabled, the A20 logic will process a ‘‘D1’’ com-
mand sequence (write to output port) by setting/re-
setting the A20 bit on port 2, bit 1 (P2.1) without
requiring service from the internal CPU. The host
can directly control the status of the A20 bit. At no
time during this host interface transaction will the
IBF flag in the status register be activated. Table 1
gives several possible GATEA20 command/data se-
quences and UPI-C42 responses.
Table 1. D1 Command Sequences
A0 R/W DB Pins IBF A20
Comments
1
0
1
W
W
W
D1h
DFh
FFH
(2)
0
0
0
n
(1)
Set A20 Sequence
1
Only DB1 Is Processed
n
1
0
1
W
W
W
D1h
DDh
FFh
0
0
0
n
0
n
Clear A20 Sequence
1
1
0
1
W
W
W
W
D1h
D1h
DFh
FFh
0
0
0
0
n
n
1
n
Double Trigger Set
Sequence
1
1
0
W
W
W
D1h
XXh
(3)
DDh
0
1
1
n
n
n
Invalid Sequence
No Change in State
of A20 Bit
NOTES:
1. Indicates that P2.1 remains at the previous logic level.
2. Only FFh commands in a valid A20 sequence have no
effect on IBF. An FFh issued at any other time will activate
IBF.
3. Any command except D1.
The above sequences assume that the GATEA20
logic has been enabled via the A20EN instruction.
As noted, only the value on DB 1 (data bus, bit 1) is
processed. This bit will be directly passed through to
P2.1 (port 2, bit 1).
SUSPEND
The execution of the suspend instruction (82h or
E2h) causes the UPI-C42 to enter the suspend
mode. In this mode of operation the oscillator is not
running and the internal CPU operation is stopped.
The UPI-C42 consumes
s
40
m
A in the suspend
mode. This mode can only be exited by RESET.
CPU operation will begin from PC
e
000h when the
UPI-C42 exits from the suspend power down mode.
Suspend Mode Summary
#
Oscillator Not Running
#
CPU Operation Stopped
#
Ports Tristated with Weak (
E
2–10
m
A) Pull-Up
#
Micropower Mode (I
CC
s
40
m
A)
#
This mode is exited by RESET
7
相关PDF资料 |
PDF描述 |
|---|---|
| P82C435 | ENHANCED GRAPHICS CONTROLLER / BUS INTERFACE |
| P82C436 | ENHANCED GRAPHICS CONTROLLER / BUS INTERFACE |
| P82C550A | STARLAN SERIAL INTERFACE |
| P82C551 | STARLAN HUB CONTROLLER |
| P83C053BBPNB | MICROCONTROLLER FOR TELEVISION AND VIDEO (MTV) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P87C453EBAA | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
| P87C453EBL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| P87C453EBLKA | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
| P87C453EFAA | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontrollers |
| P87C453EFL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。