- 您现在的位置：买卖IC网 > PDF目录378041 > PBL40215 (ERICSSON) RF Transceiver circuit for the Digital Enhanced Cordless Telecommunications (DECT) system PDF资料下载
参数资料
| 型号： | PBL40215 |
| 厂商： | ERICSSON |
| 英文描述： | RF Transceiver circuit for the Digital Enhanced Cordless Telecommunications (DECT) system |
| 中文描述： | RF收发器电路的数字增强无线电话（DECT）系统 |
| 文件页数： | 20/22页 |
| 文件大小： | 214K |
| 代理商： | PBL40215 |
20
PBL 402 15
IF ReceiverTable.
IF Receiver.
The IF receiver consists of an upper sideband image reject down converter, a channel blocking filter, a limiting amplifier and
RSSI, an FM discriminator, a post detection filter and a data slicer.
The IF inputs are self biasing and have a balanced input impedance of 300
. Matching to the external filter is required.
A band-pass filter provides additional channel selection and noise filtering prior to the limiting chain.
The quadrature based FM discriminator and post detection filter are self tuned to the required frequency by a slave PLL.
The FSK data is recovered by a threshold based data slicer. The slice level is determined up to the end of the 16 bit packet
preamble, where it should be held by an active SHOLD signal provided from the base-band controller. The slice controller determines
a more accurate level from this signal. An external capacitor is required on the DSL pin.
Parameter
Frequency range
Input IP3
Input 1dB compression
Lower image suppression
Noise figure
Sensitivity
Input impedance
Input VSWR
Attenuation of channel M
±
1
Attenuation of channel M
±
2
Attenuation of channel M
±
3
Attenuation of channel M
±
4
Group delay deviation
Slice hold capacitor
Condition
Symbol
IF
IP3
CP1
SSB
NF
SENS
Z
IN
VSWR
I
ATT1
ATT2
ATT3
ATT4
GDD
C
DSL
Min.
Typ.
110.6
Max.
Unit
MHz
dBm
dBm
dB
dB
dBm
-
-13
-15
29
-13
Tested at
IF
-23.5 MHz
Referenced to 300
BER = 10
-3
14
-79
300
1.5:1
>
C
±
1.152 MHz
>
C
±
2.88 MHz
>
C
±
4.608 MHz
>
C
±
6.336 MHz
C
±
576 kHz
On DSL pin to Gnd
0.3
μ
s
nF
2
DSL
R
+
-
R = 2k
R = 4k
R = 200k
SHOLD activated
12 x bit time @ (
～
10.4
μ
s)
When the IF section is powered off, the DSL pin is tri-stated.
PLL
0
1
DRX
0
1
Demodulator
Synth. power on
Tx power on
Rx power on
LD
C
DSL
DRX_T
Figure 11. Slice control.
相关PDF资料 |
PDF描述 |
|---|---|
| PBL40305 | Multiband GSM Power Amplifier |
| PBL40307 | GSM Dual Band Tx_VCO |
| PBL40309 | 3.6 V Differential Power Amplifier for DECT Telecommunications system |
| PBL40310 | 3.5 V GSM 900 MHz Power Amplifier |
| PBM39601NS | Microstepping Controller/Dual Digital-to-Analog Converter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PBL403 | 制造商:DIODES 制造商全称:Diodes Incorporated 功能描述:4.0A BRIDGE RECTIFIER |
| PBL40305 | 制造商:ERICSSON 制造商全称:Ericsson 功能描述:Multiband GSM Power Amplifier |
| PBL40307 | 制造商:ERICSSON 制造商全称:Ericsson 功能描述:GSM Dual Band Tx_VCO |
| PBL40309 | 制造商:ERICSSON 制造商全称:Ericsson 功能描述:3.6 V Differential Power Amplifier for DECT Telecommunications system |
| PBL40310 | 制造商:ERICSSON 制造商全称:Ericsson 功能描述:3.5 V GSM 900 MHz Power Amplifier |
发布紧急采购，3分钟左右您将得到回复。