Analog Integrated Circuit Device Data
Freescale Semiconductor
43
13892
FUNCTIONAL DESCRIPTION
FUNCTIONAL PIN DESCRIPTION
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: MC13892VK and MC13892VL in 139, 186 MAPBGA packages.
WDI
Watchdog input. This pin must be high to stay in the On
mode. The WDI IO supply voltage is referenced to SPIVCC
(normally connected to SW4=1.8 V). SPIVCC must therefore
remain enabled to allow for proper WDI detection. If WDI
goes low, the system will transition to the Off state or Cold
Start (depending on the configuration).
STANDBY AND STANDBYSEC
Standby input signal from processor and from peripherals
respectively.
To ensure that shared resources are properly powered
when required, the system will only be allowed into Standby
when both the application processor (which typically controls
the STANDBY pin) and peripherals (which typically control
the STANDBYSEC pin) allow it. This is referred to as a
Standby event.
The Standby pins are programmable for Active High or
Active Low polarity, and that decoding of a Standby event will
take into account the programmed input polarities associated
with each pin. Since the Standby pin activity is driven
asynchronously to the system, a finite time is required for the
internal logic to qualify and respond to the pin level changes.
The state of the Standby pins only have influence in the On
mode and are therefore ignored during start up and in the
Watchdog phase. This allows the system to power up without
concern of the required Standby polarities, since software
can make adjustments accordingly, as soon as it is running.
INT
Interrupt to processor. Unmasked interrupt events are
signaled to the processor by driving the INT pin high.
PWRON1, 2 AND 3
A turn on event can be accomplished by connecting an
open drain NMOS driver to the PWRONx pin of the 13892, so
that it is in effect a parallel path for the power key.
PUMS1 AND PUMS2
Power up mode supply setting. Default start-up of the
device is selectable by hardwiring the Power Up Mode Select
pins. The Power Up Mode Select pins (PUMS1 and PUMS2)
are used to configure the start-up characteristics of the
regulators. Supply enabling and output level options are
selected by hardworking the PUMS pins for the desired
configuration.
The following power up defaults table shows the initial
setup for the voltage level of the switchers and regulators,
and if they get enabled or not, according to the PUMS pins
configuration.
Table 8. Standby Control Pins
STANDBY (PIN)
STANDBYINV (SPI BIT)
STANDBYSEC (PIN)
STANDBYSECINV (SPI BIT)
STANDBY
0
x
0
x
0
1
x
0
x
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Notes
42.
STANDBY = 0: System is not in Standby; STANDBY=1: System is in Standby and Standby programmability is activated.