- 您现在的位置：买卖IC网 > PDF目录4210 > PCF8598C-2T/02,118 (NXP Semiconductors)IC EEPROM 8KBIT 100KHZ 8SOIC PDF资料下载
参数资料
| 型号： | PCF8598C-2T/02,118 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 6/21页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 8KBIT 100KHZ 8SOIC |
| 标准包装： | 1,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 8K (1K x 8) |
| 速度： | 100kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 6.0 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 带卷 (TR) |
| 其它名称： | 935182390118 PCF8598C2D-T PCF8598C2D-T-ND |
Philips Semiconductors
PCF8598C-2
1024 × 8-bit CMOS EEPROM with I 2 C-bus interface
8. Functional description
8.1 I 2 C-bus protocol
The I 2 C-bus is for 2-way, 2-line communication between different ICs or modules. The
serial bus consists of two bidirectional lines; one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a positive supply voltage via a
pull-up resistor.
The following protocol has been de?ned:
? Data transfer may be initiated only when the bus is not busy.
? During data transfer, the data line must remain stable whenever the clock line is
HIGH. Changes in the data line while the clock line is HIGH will be interpreted as
control signals.
9397 750 14219
8.1.1
8.1.2
Bus conditions
The following bus conditions have been de?ned:
Bus not busy — Both data and clock lines remain HIGH.
Start data transfer — A change in the state of the data line, from HIGH-to-LOW,
while the clock is HIGH, de?nes the START condition.
Stop data transfer — A change in the state of the data line, from LOW-to-HIGH,
while the clock is HIGH, de?nes the STOP condition.
Data valid — The state of the data line represents valid data when, after a START
condition, the data line is stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
Data transfer
Each data transfer is initiated with a START condition and terminated with a STOP
condition. The number of the data bytes, transferred between the START and STOP
conditions is limited to 7 bytes in the E/W mode and 8 bytes in the Page E/W mode.
Data transfer is unlimited in the read mode. The information is transmitted in bytes
and each receiver acknowledges with a ninth bit.
Within the I 2 C-bus speci?cations, a standard-speed mode (100 kHz clock rate) and a
fast-speed mode (400 kHz clock rate) are de?ned. The PCF8598C-2 operates in only
the standard-speed mode.
By de?nition, a device that sends a signal is called a ‘transmitter’, and the device
which receives the signal is called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the master are called ‘slaves’.
Each byte is followed by one acknowledge bit. This acknowledge bit is a HIGH level,
put on the bus by the transmitter. The master generates an extra acknowledge related
clock pulse. The slave receiver which is addressed is obliged to generate an
acknowledge after the reception of each byte.
? Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 06 — 22 October 2004
6 of 21
相关PDF资料 |
PDF描述 |
|---|---|
| ASC10DTEF | CONN EDGECARD 20POS .100 EYELET |
| ASC44DRAS | CONN EDGECARD 88POS .100 R/A DIP |
| ACC50DRAS | CONN EDGECARD 100POS .100 R/A |
| RMC61DRSN-S273 | CONN EDGECARD 122PS DIP .100 SLD |
| XC5VLX85-1FF676I | IC FPGA VIRTEX-5 85K 676FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCF8598E-2P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| PCF8598E-2T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| PCF8598P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| PCF8598T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:I2C Serial EEPROM |
| PCF85XXC-2 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
发布紧急采购，3分钟左右您将得到回复。