- 您现在的位置：买卖IC网 > PDF目录296796 > PDI1394P11BD-S (NXP SEMICONDUCTORS) TRIPLE LINE TRANSCEIVER, PQFP64 PDF资料下载
参数资料
| 型号： | PDI1394P11BD-S |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | Buffer和线驱动 |
| 英文描述： | TRIPLE LINE TRANSCEIVER, PQFP64 |
| 文件页数： | 8/20页 |
| 文件大小： | 148K |
| 代理商： | PDI1394P11BD-S |
Philips Semiconductors
Product specification
PDI1394P11
3-port physical layer interface
1999 Apr 09
16
22.0
TRANSMIT
When the link wants to transmit information, it will first request
access to the bus through the LREQ pin. Once the phy receives this
request, it will arbitrate to gain control of the bus. When the phy wins
ownership of the serial bus, it will grant the bus to the link by
asserting the ‘transmit’ state on the CTL pins for at least one
SYSCLK cycle, followed by idle for one clock cycle.
The link will take control of the bus by asserting either ‘hold’ or
‘transmit’ on the CTL lines. ‘hold’ is used by the link to keep control
of the bus if it needs some time to prepare the data for transmission.
The phy will keep control of the bus for the link by asserting a
‘data-prefix’ state on the bus. It is not necessary for the link to use
‘hold’ if it is ready to transmit as soon as bus ownership is granted.
When the link is prepared to send data, it will assert ‘transmit’ on the
CTL lines as well as sending the first four bits of the packet on the
D[0:3] lines (assuming 200 Mb/s). The ‘transmit’ state is held on the
CTL pins until the last bits of data have been sent. The link will then
assert ‘Idle’ on the CTL lines for one clock cycle after which it
releases control of the interface.
However, there will be times when the link will need to send another
packet without releasing the bus. For example, the link may want to
send consecutive isochronous packets or it may want to attach a
response to an acknowledgment. To do this, the link will assert ‘hold’
instead of ‘Idle’ when the first packet of data has been completely
transmitted. ‘Hold’, in this case, informs the phy that the link needs
to send another packet without releasing control of the bus. The phy
will then wait a set amount of time before asserting ‘transmit’. The
link can then proceed with the transmittal of the second packet. After
all data has been transmitted and the link has asserted ‘Idle’ on the
CTL pins, the phy will assert its own ‘Idle’ state on the CTL lines.
When sending multiple packets in this fashion, it is required that all
data be transmitted at the same speed. This is required because the
transmission speed is set during arbitration and since the arbitration
step will be skipped, there will be no way of informing the network of
a change in speed.
22.1
TRANSMIT TIMING WAVEFORMS
00
PHY
CTL [0:1]
11
00
ZZ
00
SV00235
ZZ
0000
PHY
D [0:3]
0000
ZZZZ
0000
ZZZZ
ZZ
LINK
CTL [0:1]
ZZ
10
00
01
ZZ
10
00
ZZZZ
LINK
D [0:3]
ZZZZ
P2
Pn
0000
ZZZZ
P0
P1
0000
ZZ
PHY
CTL [0:1]
ZZ
00
ZZ
11
00
ZZ
00
ZZZZ
PHY
D [0:3]
ZZZZ
0000
ZZZZ
0000
ZZZZ
0000
10
LINK
CTL [0:1]
10
01
10
ZZ
00
ZZ
10
ZZ
Pn–1
LINK
CTL [0:1]
Pn
0000
P0
ZZZZ
0000
ZZZZ
P1
ZZZZ
NOTE:
ZZ = High Impedance State
P0 Pn = Packet Data
NOTE:
ZZ = High Impedance State
P0 => Pn = Packet data
Figure 8.
Transmit Timing Waveforms
相关PDF资料 |
PDF描述 |
|---|---|
| PDM31034SA10TSO | 128K X 8 STANDARD SRAM, 10 ns, PDSO32 |
| PDM31034SA15SOTY | 128K X 8 STANDARD SRAM, 15 ns, PDSO32 |
| PDM31038SA12T | 256K X 4 STANDARD SRAM, 12 ns, PDSO32 |
| PDM31096SA25SOTY | 512K X 8 STANDARD SRAM, 25 ns, PDSO36 |
| PDM31256L25T | 32K X 8 STANDARD SRAM, 25 ns, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PDI1394P21 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P21BE | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22BD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P23 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
发布紧急采购，3分钟左右您将得到回复。