- 您现在的位置：买卖IC网 > PDF目录296796 > PDI1394P11BD-S (NXP SEMICONDUCTORS) TRIPLE LINE TRANSCEIVER, PQFP64 PDF资料下载
参数资料
| 型号： | PDI1394P11BD-S |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | Buffer和线驱动 |
| 英文描述： | TRIPLE LINE TRANSCEIVER, PQFP64 |
| 文件页数： | 9/20页 |
| 文件大小： | 148K |
| 代理商： | PDI1394P11BD-S |
Philips Semiconductors
Product specification
PDI1394P11
3-port physical layer interface
1999 Apr 09
17
23.0
RECEIVE
When data is received by the phy from the serial bus, it will transfer the data to the link for further processing. The phy will assert ‘Receive’ on
the CTL lines and ‘1’ on each D pin. The phy indicates the start of the packet by placing the speed code on the data bus. The phy will then
proceed with the transmittal of the packet to the link on the D lines while still keeping the ‘Receive’ status on the CTL pins. Once the packet has
been completely transferred, the phy will assert ‘Idle’ on the CTL pins which will complete the receive operation.
NOTE: The speed is a phy-link protocol and not included in the CRC.
23.1
RECEIVE TIMING WAVEFORMS
SV00234
00
PHY
CTL [0:1]
10
00
10
00
0000
PHY
D [0:3]
1111
P1
Pn
0000
1111
SPD
P0
0000
NOTE:
SPD = Speed Code
P0 Pn = Packet Data
NOTE:
SPD = Speed Code
P0 Pn = packet data
Figure 9.
Receive Timing Waveforms
The speed code for the receiver is as follows:
D [0:3]
DATA RATE
(Mbit/s)
00XX
100
0100
200
NOTE:
X transmitted as 0, ignored on receive.
24.0
POWER CLASS BITS IN SELF–ID PACKET
The settings of the PC[0:2] pins appear in the pwr field of the self–ID packet. Bit 21 is transmitted first, followed by bit 22 and then bit 23.
pwr[21:23]
DESCRIPTION
000
Node does not need power and does not repeat power.
001
Node is self powered, and provides a minimum of 15 W to the bus.
010
Node is self powered, and provides a minimum of 30 W to the bus.
011
Node is self powered, and provides a minimum of 45 W to the bus.
100
Node may be powered from the bus, and is using up to 1 W.
101
Node may be powered from the bus, and is using up to 1 W. An additional 2 W is needed to enable the LLC and higher layers.
110
Node may be powered from the bus, and is using up to 1 W. An additional 5 W is needed to enable the LLC and higher layers.
111
Node may be powered from the bus, and is using up to 1 W. An additional 9 W is needed to enable the LLC and higher layers.
相关PDF资料 |
PDF描述 |
|---|---|
| PDM31034SA10TSO | 128K X 8 STANDARD SRAM, 10 ns, PDSO32 |
| PDM31034SA15SOTY | 128K X 8 STANDARD SRAM, 15 ns, PDSO32 |
| PDM31038SA12T | 256K X 4 STANDARD SRAM, 12 ns, PDSO32 |
| PDM31096SA25SOTY | 512K X 8 STANDARD SRAM, 25 ns, PDSO36 |
| PDM31256L25T | 32K X 8 STANDARD SRAM, 25 ns, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PDI1394P21 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P21BE | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22BD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P23 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
发布紧急采购，3分钟左右您将得到回复。