- 您现在的位置：买卖IC网 > PDF目录21898 > PE43404MLI-Z (Peregrine Semiconductor)IC RF DSA 4-BIT 75 OHM 20-QFN PDF资料下载
参数资料
| 型号： | PE43404MLI-Z |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC RF DSA 4-BIT 75 OHM 20-QFN |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 衰减值： | 15dB |
| 容差： | ±0.25dB |
| 频率范围： | 0 ~ 2GHz |
| 阻抗： | 75 欧姆 |
| 封装/外壳： | 20-WFQFN 裸露焊盘 |
| 其它名称： | 1046-1044-6 |
PE43404
Product Specification
Programming Options
Parallel/Serial Selection
Either a parallel or serial interface can be used to
control the PE43404. The P/S bit provides this
selection, with P/S=LOW selecting the parallel
interface and P/S=HIGH selecting the serial
interface.
Parallel / Direct Mode Interface
The parallel interface consists of four CMOS-
compatible control lines that select the desired
attenuation state, as shown in Table 5.
The parallel interface timing requirements are
defined by Figure 19 (Parallel Interface Timing
Diagram), Table 9 (Parallel Interface AC
Characteristics), and switching speed (Table 1).
For latched parallel programming, the Latch Enable
(LE) should be held LOW while changing attenuation
state control values, then pulse LE HIGH to LOW
(per Figure 19) to latch new attenuation state into
device.
For direct parallel programming, the Latch Enable
(LE) line should be pulled HIGH. Changing
attenuation state control values will change device
state to new attenuation. Direct Mode is ideal for
manual control of the device (using hardwire,
switches, or jumpers).
Table 5. Truth Table
serially entered into the shift register, a process that
is independent of the state of the LE input.
The LE input controls the latch. When LE is HIGH,
the latch is transparent and the contents of the serial
shift register control the attenuator. When LE is
brought LOW, data in the shift register is latched.
The shift register should be loaded while LE is held
LOW to prevent the attenuator value from changing
as data is entered. The LE input should then be
toggled HIGH and brought LOW again, latching the
new data. The start bit (B5) and stop bit (B0) of the
data should always be low to prevent an unknown
state in the device. The timing for this operation is
defined by Figure 18 (Serial Interface Timing
Diagram) and Table 8 (Serial Interface AC
Characteristics).
Power-up Control Settings
The PE43404 always assumes a specifiable
attenuation setting on power-up. This feature exists
for both the Serial and Parallel modes of operation,
and allows a known attenuation state to be
established before an initial serial or parallel control
word is provided.
When the attenuator powers up in Serial mode (P/
S=1), the four control bits are set to whatever data is
present on the four parallel data inputs (C1 to C8).
This allows any one of the 16 attenuation settings to
be specified as the power-up state.
P/S
0
0
0
0
0
0
C8
0
0
0
0
1
1
C4
0
0
0
1
0
1
C2
0
0
1
0
0
1
C1
0
1
0
0
0
1
Attenuation
State
Reference Loss
1 dB
2 dB
4 dB
8 dB
15 dB
When the attenuator powers up in Parallel mode (P/
S=0) with LE=0, the control bits are automatically set
to one of two possible values. These two values are
selected by the power-up control bit, PUP2, as
shown in Table 6 (Power-Up Truth Table, Parallel
Mode).
Table 6. Power-Up Truth Table, Parallel
Interface Mode
Note: Not all 16 possible combinations of C1-C8 are shown in table
Serial Interface
The PE43404’s serial interface is a 6-bit serial-in,
parallel-out shift register buffered by a transparent
P/S
0
0
0
LE
0
0
1
PUP2
0
1
X
Attenuation State
Reference Loss
8 dB
Defined by C1-C8
latch. The latch is controlled by three CMOS-
compatible signals: Data, Clock, and Latch Enable
(LE). The Data and Clock inputs allow data to be
Document No. 70-0258-02 │ www.psemi.com
Note:
Power up with LE=1 provides normal parallel operation
with C1-C8, and PUP2 is not active.
?2008 Peregrine Semiconductor Corp. All rights reserved.
Page 7 of 11
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| DK703 | LCD DPM +5V 2V 4.5 DIGIT |
| DK704 | LCD DPM +9V 200MV 4.5 DIGIT |
| 4309-52 | IC DSA 6BIT 50 OHM 24-QFN |
| DK702 | LCD DPM +5V 200MV 4.5 DIGIT |
| ELSH-F91R3-0LPNM-BR4R6 | LED SHUEN 3W HI PWR RED SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PE4341 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SSMB Jack Right Angle Connector Solder Attachment Thru Hole PCB, .100 inch x .031 inch Hole Spacing |
| PE4342 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:Mini UHF Male Connector Crimp/Solder Attachment For RG58 |
| PE4344 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:N Male Connector Crimp/Solder Attachment For RG8X, PE-C240 |
| PE4346 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:3/4 inch-20 Twinax Female Connector Clamp/Solder Attachment For PE-S330 |
| PE4347 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:3/4 inch-20 Twinax Female Connector Solder Attachment 4 Hole Flange Solder Cup Terminal, .718 inch Hole Spacing |
发布紧急采购，3分钟左右您将得到回复。