- 您现在的位置：买卖IC网 > PDF目录21897 > PE43602MLI-Z (Peregrine Semiconductor)IC RF DSA 6BIT 50 OHM 24-QFN PDF资料下载
参数资料
| 型号： | PE43602MLI-Z |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 6/11页 |
| 文件大小： | 0K |
| 描述： | IC RF DSA 6BIT 50 OHM 24-QFN |
| 标准包装： | 1 |
| 系列： | UltraCMOS™, HaRP™ |
| 衰减值： | 31.5dB |
| 容差： | ±0.3dB |
| 频率范围： | 9kHz ~ 5GHz |
| 阻抗： | 50 欧姆 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 其它名称： | 1046-1046-6 |
PE43602
Product Specification
Programming Options
Parallel/Serial Selection
Either a parallel or serial interface can be used to
control the PE43602. The P ? /S bit provides this
selection, with P / ? S=LOW selecting the parallel
interface and P / ? S=HIGH selecting the serial
interface.
as data is entered. The LE input should then be
toggled HIGH and brought LOW again, latching the
new data into the DSA. Attenuation Word truth table
is listed in Table 8 . A programming example of the
serial register is illustrated in Table 9. The serial
timing diagram is illustrated in Fig. 15. It is required
that all parallel pins be grounded when the DSA is
used in serial mode.
Parallel Mode Interface
The parallel interface consists of six CMOS-
compatible control lines that select the desired
attenuation state, as shown in Table 7 .
The parallel interface timing requirements are
defined by Fig. 16 (Parallel Interface Timing
Diagram), Table 11 (Parallel Interface AC
Characteristics), and switching speed ( Table 1 ).
For latched -parallel programming the Latch Enable
(LE) should be held LOW while changing attenuation
state control values, then pulse LE HIGH to LOW
( per Fig. 16 ) to latch new attenuation state into
device.
For direct parallel programming, the Latch Enable
(LE) line should be pulled HIGH. Changing
attenuation state control values will change device
state to new attenuation. Direct Mode is ideal for
manual control of the device (using hardwire,
switches, or jumpers).
Serial Interface
The serial interface is a 8-bit serial-in, parallel-out
shift register buffered by a transparent latch. The 8-
bits make up the Attenuation Word that controls the
DSA. Fig. 15 illustrates a example timing diagram for
programming a state.
The serial-interface is controlled using three CMOS-
compatible signals: Serial-In (SI), Clock (CLK), and
Latch Enable (LE). The SI and CLK inputs allow
data to be serially entered into the shift register.
Serial data is clocked in LSB first.
The shift register must be loaded while LE is held
LOW to prevent the attenuator value from changing
Power-up Control Settings
The PE4602 will always initialize to the maximum
attenuation setting (31.5 dB) on power-up for both
the serial and latched-parallel modes of operation
and will remain in this setting until the user latches in
the next programming word. In direct-parallel mode,
the DSA can be preset to any state within the 31.5
dB range by pre-setting the parallel control pins prior
to power-up. In this mode, there is a 400-μs delay
between the time the DSA is powered-up to the time
the desired state is set. During this power-up delay,
the device attenuates to the maximum attenuation
setting (31.5 dB) before defaulting to the user
defined state. If the control pins are left floating in
this mode during power-up, the device will default to
the minimum attenuation setting (insertion loss
state).
Dynamic operation between serial and parallel
programming modes is possible.
If the DSA powers up in serial mode ( P / ? S = HIGH),
all the parallel control inputs DI[6:1] must be set to
logic low. Prior to toggling to parallel mode, the DSA
must be programmed serially to ensure D[7] is set to
logic low.
If the DSA powers up in either latched or direct-
parallel mode, all parallel pins DI[6:1] must be set to
logic low prior to toggling to serial mode ( P / ? S
= HIGH), and held low until the DSA has been
programmed serially to ensure bit D[7] is set to logic
low.
The sequencing is only required once on power-
up. Once completed, the DSA may be toggled
between serial and parallel programming modes at
will.
?2008-2009 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0248-05
│ UltraCMOS? RFIC Solutions
Page 6 of 11
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| DCA-20PC-4-DC4-RL-C | AMMETER LED 8-36VDC 199.9MA RED |
| PE43502MLI-Z | IC RF DSA 5-BIT 50 OHM 24-QFN |
| PE43701MLI-Z | IC RF DSA 7BIT 50 OHM 32QFN |
| 4306-52 | IC DSA 5BIT 50 OHM 20-QFN |
| DCA-20PC-5-DC4-RL-C | AMMETER LED 8-36VDC 1.999A RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PE4361 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SMC JACK CONNECTOR CLAMP/SOLDER ATTACHMENT FOR PE-SR405AL, PE-SR405FL,RG405 |
| PE4362 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SMB Jack Bulkhead Connector Clamp/Solder Attachment For PE-SR405AL, PE-SR405FL, RG405 |
| PE4363 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SMC Jack Bulkhead Connector Clamp/Solder Attachment For PE-SR405AL, PE-SR405FL, RG405, .177 inch D Hole |
| PE4364 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SMB Jack Bulkhead Connector Crimp/Solder Attachment For RG178, RG196 |
| PE4365 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:SMC Jack Bulkhead Connector Crimp/Solder Attachment For RG178, RG196 |
发布紧急采购，3分钟左右您将得到回复。