- 您现在的位置：买卖IC网 > PDF目录365364 > PI7C8150MA-33 (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF资料下载
参数资料
| 型号： | PI7C8150MA-33 |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI桥 |
| 文件页数： | 13/106页 |
| 文件大小： | 904K |
| 代理商： | PI7C8150MA-33 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
3
August 22, 2002 – Revision 1.02
Name
P_IRDY_L
Pin #
82
Type
STS
Description
Primary IRDY (Active LOW).
Driven by the initiator
of a transaction to indicate its ability to complete current
data phase on the primary side. Once asserted in a data
phase, it is not de-asserted until the end of the data
phase. Before tri-stated, it is driven to a de-asserted state
for one cycle.
Primary TRDY (Active LOW).
Driven by the target of
a transaction to indicate its ability to complete current
data phase on the primary side. Once asserted in a data
phase, it is not de-asserted until the end of the data
phase. Before tri-stated,
it is driven to a de-asserted state for one cycle.
Primary Device Select (Active LOW).
Asserted by the
target indicating that the device is accepting the
transaction. As a master, PI7C8150 waits for the
assertion of this signal within 5 cycles of P_FRAME_L
assertion; otherwise, terminate with master abort. Before
tri-stated, it is driven to a
de-asserted state for one cycle.
Primary STOP (Active LOW).
Asserted by the target
indicating that the target is requesting the initiator to stop
the current transaction. Before tri-stated, it is driven to a
de-asserted state for one cycle.
Primary LOCK (Active LOW).
Asserted by the
master for multiple transactions to complete.
Primary ID Select.
Used as a chip select line for Type
0 configuration access to PI7C8150 configuration space.
Primary Parity Error (Active LOW).
Asserted when
a data parity error is detected for data received on the
primary interface. Before being tri-stated, it is driven to
a de-asserted state for one cycle.
Primary System Error (Active LOW).
Can be driven
LOW by any device to indicate a system error condition.
PI7C8150 drives this pin on:
Address parity error
Posted write data parity error on target bus
Secondary S_SERR_L asserted
Master abort during posted write transaction
Target abort during posted write transaction
Posted write transaction discarded
Delayed write request discarded
Delayed read request discarded
Delayed transaction master timeout
This signal requires an external pull-up resistor for
proper operation.
Primary Request (Active LOW):
This is asserted by
PI7C8150 to indicate that it wants to start a transaction
on the primary bus. PI7C8150 de-asserts this pin for at
least 2 PCI clock cycles before asserting it again.
Primary Grant (Active LOW):
When asserted,
PI7C8150 can access the primary bus. During idle and
P_GNT_L asserted, PI7C8150 will drive P_AD, P_CBE,
and P_PAR to valid logic levels.
Primary RESET (Active LOW):
When P_RESET_L is
active, all PCI signals should be asynchronously tri-
stated.
Primary Interface 66MHz Operation.
This input is used to specify if PI7C8150 is capable of
running at 66MHz. For 66MHz operation on the Primary
bus, this signal should be pulled “HIGH”. For 33MHz
operation on the Primary bus, this signal should be
pulled “LOW”. In this condition, S_M66EN will need
to be “LOW”, forcing the secondary buse to run at
33MHz also.
P_TRDY_L
83
STS
P_DEVSEL_L
84
STS
P_STOP_L
85
STS
P_LOCK_L
87
STS
P_IDSEL
65
I
P_PERR_L
88
STS
P_SERR_L
89
OD
P_REQ_L
47
TS
P_GNT_L
46
I
P_RESET_L
43
I
P_M66EN
102
I
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8150MA | 2-Port PCI-to-PCI Bridge |
| PI7C8150ND | 2-Port PCI-to-PCI Bridge |
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8150ND | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA |
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
发布紧急采购，3分钟左右您将得到回复。