- 您现在的位置：买卖IC网 > PDF目录365364 > PI7C8150MA-33 (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF资料下载
参数资料
| 型号： | PI7C8150MA-33 |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI桥 |
| 文件页数： | 14/106页 |
| 文件大小： | 904K |
| 代理商： | PI7C8150MA-33 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
4
August 22, 2002 – Revision 1.02
2.2.2
SECONDARY BUS INTERFACE SIGNALS
Name
S_AD[31:0]
Pin #
206, 204, 203,
201, 200, 198,
197, 195, 192,
191, 189, 188,
186, 185, 183,
182, 165, 164,
162, 161, 159,
154, 152, 150,
147, 146, 144,
143, 141, 140,
138, 137
194, 180, 167, 149
Type
TS
Description
Secondary Address/Data:
Multiplexed address and data
bus. Address is indicated by S_FRAME_L assertion.
Write data is stable and valid when S_IRDY_L is
asserted and read data is stable and valid when
S_IRDY_L is asserted. Data is transferred on rising
clock edges when both S_IRDY_L and S_TRDY_L are
asserted. During bus idle, PI7C8150 drives S_AD to a
valid logic level when S_GNT_L is asserted
respectively.
S_CBE[3:0]
TS
Secondary Command/Byte Enables:
Multiplexed
command field and byte enable field. During address
phase, the initiator drives the transaction type on these
pins. The initiator then drives the byte enables during
data phases. During bus idle, PI7C8150 drives
S_CBE[3:0] to a valid logic level when the internal grant
is asserted.
Secondary Parity:
Parity is even across S_AD[31:0],
S_CBE[3:0], and S_PAR (i.e. an even number of 1’s).
S_PAR is an input and is valid and stable one cycle after
the address phase (indicated by assertion of
S_FRAME_L) for address parity. For write data phases,
S_PAR is an input and is valid one clock after
S_IRDY_L is asserted. For read data phase, S_PAR is
an output and is valid one clock after S_TRDY_L is
asserted. Signal S_PAR is tri-stated one cycle after the
S_AD lines are tri-stated. During bus idle, PI7C8150
drives S_PAR to a valid logic level when the internal
grant is asserted.
Secondary FRAME (Active LOW):
Driven by the
initiator of a transaction to indicate the beginning and
duration of an access. The de-assertion of S_FRAME_L
indicates the final data phase requested by the initiator.
Before being tri-stated, it is driven to a de-asserted state
for one cycle.
Secondary IRDY (Active LOW):
Driven by the
initiator of a transaction to indicate its ability to
complete current data phase on the secondary side. Once
asserted in a data phase, it is not de-asserted until the end
of the data phase. Before tri-stated, it is driven to a de-
asserted state for one cycle.
Secondary TRDY (Active LOW):
Driven by the target
of a transaction to indicate its ability to complete current
data phase on the secondary side. Once asserted in a
data phase, it is not de-asserted until the end of the data
phase. Before tri-stated, it is driven to a de-asserted state
for one cycle.
Secondary Device Select (Active LOW):
Asserted by
the target indicating that the device is accepting the
transaction. As a master, PI7C8150 waits for the
assertion of this signal within 5 cycles of S_FRAME_L
assertion; otherwise, terminate with master abort. Before
tri-stated, it is driven to a de-asserted state for one cycle.
Secondary STOP (Active LOW):
Asserted by the
target indicating that the target is requesting the initiator
to stop the current transaction. Before tri-stated, it is
driven to a de-asserted state for one cycle.
Secondary LOCK (Active LOW):
Asserted by the
master for multiple transactions to complete.
S_PAR
168
TS
S_FRAME_L
179
STS
S_IRDY_L
177
STS
S_TRDY_L
176
STS
S_DEVSEL_L
175
STS
S_STOP_L
173
STS
S_LOCK_L
172
STS
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8150MA | 2-Port PCI-to-PCI Bridge |
| PI7C8150ND | 2-Port PCI-to-PCI Bridge |
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8150ND | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA |
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
发布紧急采购，3分钟左右您将得到回复。