- 您现在的位置：买卖IC网 > PDF目录365364 > PI7C8150MA-33 (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF资料下载
参数资料
| 型号： | PI7C8150MA-33 |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI桥 |
| 文件页数： | 6/106页 |
| 文件大小： | 904K |
| 代理商： | PI7C8150MA-33 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
vi
August 22, 2002 – Revision 1.02
13
SUPPORTED COMMANDS......................................................................................................... 60
13.1
13.2
PRIMARY INTERFACE............................................................................................................. 60
SECONDARY INTERFACE....................................................................................................... 61
14
CONFIGURATION REGISTERS................................................................................................ 62
14.1
CONFIGURATION REGISTER ................................................................................................. 62
14.1.1
VENDOR ID REGISTER – OFFSET 00h
......................................................................... 63
14.1.2
DEVICE ID REGISTER – OFFSET 00h
.......................................................................... 63
14.1.3
COMMAND REGISTER – OFFSET 04h
.......................................................................... 63
14.1.4
STATUS REGISTER – OFFSET 04h
................................................................................ 64
14.1.5
REVISION ID REGISTER – OFFSET 08h
...................................................................... 65
14.1.6
CLASS CODE REGISTER – OFFSET 08h
....................................................................... 65
14.1.7
CACHE LINE SIZE REGISTER – OFFSET 0Ch
............................................................ 65
14.1.8
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch
........................................... 66
14.1.9
HEADER TYPE REGISTER – OFFSET 0Ch
................................................................... 66
14.1.10
PRIMARY BUS NUMBER REGISTSER – OFFSET 18h
............................................ 66
14.1.11
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
........................................ 66
14.1.12
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
.................................... 66
14.1.13
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
.................................. 66
14.1.14
I/O BASE REGISTER – OFFSET 1Ch
.......................................................................... 67
14.1.15
I/O LIMIT REGISTER – OFFSET 1Ch
........................................................................ 67
14.1.16
SECONDARY STATUS REGISTER – OFFSET 1Ch
................................................... 67
14.1.17
MEMORY BASE REGISTER – OFFSET 20h
.............................................................. 68
14.1.18
MEMORY LIMIT REGISTER – OFFSET 20h
............................................................. 68
14.1.19
PEFETCHABLE MEMORY BASE REGISTER – OFFSET 24h
................................ 68
14.1.20
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h
............................ 69
14.1.21
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER –
OFFSET 28h
....................................................................................................................................... 69
14.1.22
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER –
OFFSET 2Ch
....................................................................................................................................... 69
14.1.23
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
.......................... 69
14.1.24
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
......................... 70
14.1.25
ECP POINTER REGISTER – OFFSET 34h
................................................................. 70
14.1.26
INTERRUPT LINE REGISTER – OFFSET 3Ch
......................................................... 70
14.1.27
INTERRUPT PIN REGISTER – OFFSET 3Ch
............................................................ 70
14.1.28
BRIDGE CONTROL REGISTER – OFFSET 3Ch
....................................................... 70
14.1.29
DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h
.................................. 71
14.1.30
ARBITER CONTROL REGISTER – OFFSET 40h
...................................................... 72
14.1.31
EXTENDED CHIP CONTROL REGISTER – OFFSET 48h
....................................... 73
14.1.32
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h
............................... 73
14.1.33
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET
4Ch
.......................................................................................................................................... 73
14.1.34
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h
........................ 74
14.1.35
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h
....................... 74
14.1.36
UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS REGISTER – OFFSET 54h
.......................................................................................................................................... 74
14.1.37
UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS REGISTER – OFFSET
58h
.......................................................................................................................................... 75
14.1.38
P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h
........................................ 75
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h
........................................ 76
14.1.40
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h
................................. 76
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h
........................................................ 77
14.1.42
PORT OPTION REGISTER – OFFSET 74h
................................................................. 77
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8150MA | 2-Port PCI-to-PCI Bridge |
| PI7C8150ND | 2-Port PCI-to-PCI Bridge |
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8150ND | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA |
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
发布紧急采购，3分钟左右您将得到回复。