参数资料
型号: PIC12F635-I/P
厂商: Microchip Technology
文件页数: 7/74页
文件大小: 0K
描述: IC MCU FLASH 1KX14 8DIP
产品培训模块: Asynchronous Stimulus
8-bit PIC® Microcontroller Portfolio
标准包装: 60
系列: PIC® 12F
核心处理器: PIC
芯体尺寸: 8-位
速度: 20MHz
外围设备: 欠压检测/复位,POR,WDT
输入/输出数: 5
程序存储器容量: 1.75KB(1K x 14)
程序存储器类型: 闪存
EEPROM 大小: 128 x 8
RAM 容量: 64 x 8
电压 - 电源 (Vcc/Vdd): 2 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 8-DIP(0.300",7.62mm)
包装: 管件
产品目录页面: 637 (CN2011-ZH PDF)
配用: DM163029-ND - BOARD PICDEM FOR MECHATRONICS
AC162057-ND - MPLAB ICD 2 HEADER 14DIP
ACICE0201-ND - MPLABICE 8P 300 MIL ADAPTER
AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC
Micrel, Inc.
KSZ8841-PMQL
October 2007
15
M9999-100407-1.5
A wake-up signal is caused by:
1. Detection of a change in the network link state
2. Receipt of a network wake-up frame
3. Receipt of a Magic Packet
Link Change
Link status wake events are useful to indicate a change in the network’s availability, especially when this change may
impact the level at which the system should re-enter the sleeping state. For example, a change from link off to link on
may trigger the system to re-enter sleep at a higher level (D2 versus D3) so that wake frames can be detected.
Conversely, a transition from link on to link off may trigger the system to re-enter sleep at a deeper level (D3 versus D2)
since the network is not currently available.
Note
: References to D0, D1, D2, and D3 are power management states defined in a similar fashion to the way they are defined for
PCI. For more information, refer to the PCI specification at www.pcisig.com/specifications/conventional/pcipm1.2.pdf.
Wake-up Packet
Wake-up packets are certain types of packets with specific CRC values that a system recognizes as a ‘wake up’ frame.
The KSZ8841-PMQL supports up to four users defined wake-up frames as below:
1. Wake-up frame 0 is defined in registers 0x0220-0x022A and is enabled by bit 0 in wakeup frame control register.
2. Wake-up frame 1 is defined in registers 0x0230-0x023A and is enabled by bit 1 in wakeup frame control register.
3. Wake-up frame 2 is defined in registers 0x0240-0x024A and is enabled by bit 2 in wakeup frame control register.
4. Wake-up frame 3 is defined in registers 0x0250-0x025A and is enabled by bit 3 in wakeup frame control register
Magic Packet
Magic Packet technology is used to remotely wake up a sleeping or powered off PC on a LAN. This is accomplished by
sending a specific packet of information, called a Magic Packet frame, to a node on the network. When a PC capable of
receiving the specific frame goes to sleep, it enables the Magic Packet RX mode in the LAN controller, and when the
LAN controller receives a Magic Packet frame, it will alert the system to wake up.
Magic Packet is a standard feature integrated into the KSZ8841-PMQL. The chip implements multiple advanced power-
down modes including Magic Packet to conserve power and operate more efficiently.
Once the KSZ8841-PMQL has been put into Magic Packet Enable mode (WFCR[7]=1), it scans all incoming frames
addressed to the node for a specific data sequence, which indicates to the chip this is a Magic Packet (MP) frame.
A Magic Packet frame must also meet the basic requirements for the LAN technology chosen, such as Source Address
(SA), Destination Address (DA), which may be the receiving station’s IEEE address or a multicast or broadcast address
and CRC.
The specific sequence consists of 16 duplications of the IEEE address of this node, with no breaks or interruptions. This
sequence can be located anywhere within the packet, but must be preceded by a synchronization stream. The
synchronization stream allows the scanning state machine to be much simpler. The synchronization stream is defined
as 6 bytes of FFh. The device will also accept a broadcast frame, as long as the 16 duplications of the IEEE address
match the address of the machine to be awakened.
EXAMPLE
If the IEEE address for a particular node on a network is 11h 22h, 33h, 44h, 55h, 66h, the LAN controller would be
scanning for the data sequence (assuming an Ethernet frame):
DESTINATION SOURCE MISC: FF FF FF FF FF FF - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11
22 33 44 55 66 -11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 -11 22 33 44 55 66 -11 22 33 44 55 66 -11
22 33 44 55 66 -11 22 33 44 55 66 -11 22 33 44 55 66 -11 22 33 44 55 66 -11 22 33 44 55 66 -11 22 33 44 55 66 -11
22 33 44 55 66 - MISC -CRC.
There are no further restrictions on a Magic Packet frame. For instance, the sequence could be in a TCP/IP packet or
an IPX packet. The frame may be bridged or routed across the network without affecting its ability to wake-up a node at
the frame’s destination
If the LAN controller scans a frame and does not find the specific sequence shown above, it discards the frame and
takes no further action. If the controller (KSZ8841-PMQL) detects the data sequence, however, it then alerts the PC’s
power management circuitry (asserted the PMEN pin) to wake up the system.
相关PDF资料
PDF描述
PIC18LC858T-I/L IC MCU OTP 16KX16 CAN 84PLCC
PIC16F722-I/SS IC PIC MCU FLASH 2KX14 28-SSOP
PIC18C601T-I/L IC MCU ROMLESS A/D PWM 68PLCC
PIC16C926T-I/L IC MCU OTP 8KX14 LCD DVR 68PLCC
PIC12F683-I/SN IC MCU FLASH 2KX14 8SOIC
相关代理商/技术参数
参数描述
PIC12F635-IS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology
PIC12F635TE/MF 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/MFQTP 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/P 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY
PIC12F635TE/PQTP 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY