- 您现在的位置：买卖IC网 > PDF目录3848 > PIC16F73-I/SO (Microchip Technology)IC MCU FLASH 4KX14 A/D 28SOIC PDF资料下载
参数资料
| 型号： | PIC16F73-I/SO |
| 厂商： | Microchip Technology |
| 文件页数： | 14/104页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 4KX14 A/D 28SOIC |
| 产品培训模块： | Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio |
| 标准包装： | 27 |
| 系列： | PIC® 16F |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 22 |
| 程序存储器容量： | 7KB（4K x 14） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 192 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 数据转换器： | A/D 5x8b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 包装： | 管件 |
| 产品目录页面： | 640 (CN2011-ZH PDF) |
| 配用： | XLT28SO-1-ND - SOCKET TRANSITION 28SOIC 300MIL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
PIC18F45J10 FAMILY
DS39682E-page 164
2009 Microchip Technology Inc.
16.4.2
OPERATION
The MSSP module functions are enabled by setting the
MSSP Enable bit, SSPEN (SSPxCON1<5>).
The SSPxCON1 register allows control of the I2C
operation.
Four
mode
selection
bits
(SSPxCON1<3:0>) allow one of the following I2C
modes to be selected:
I2C Master mode,
clock = (FOSC/4) x (SSPxADD + 1)
I2C Slave mode (7-bit address)
I2C Slave mode (10-bit address)
I2C Slave mode (7-bit address) with Start and
Stop bit interrupts enabled
I2C Slave mode (10-bit address) with Start and
Stop bit interrupts enabled
I2C Firmware Controlled Master mode,
slave is Idle
Selection of any I2C mode, with the SSPEN bit set,
forces the SCLx and SDAx pins to be open-drain,
provided these pins are programmed to inputs by
setting the appropriate TRISC or TRISD bits. To ensure
proper operation of the module, pull-up resistors must
be provided externally to the SCLx and SDAx pins.
16.4.3
SLAVE MODE
In Slave mode, the SCLx and SDAx pins must be
configured as inputs (TRISC<4:3> set). The MSSP
module will override the input state with the output data
when required (slave-transmitter).
The I2C Slave mode hardware will always generate an
interrupt on an exact address match. In addition,
address masking will also allow the hardware to gener-
ate an interrupt for more than one address (up to 31 in
7-bit addressing and up to 63 in 10-bit addressing).
Through the mode select bits, the user can also choose
to interrupt on Start and Stop bits.
When an address is matched, or the data transfer after
an address match is received, the hardware auto-
matically will generate the Acknowledge (ACK) pulse
and load the SSPxBUF register with the received value
currently in the SSPxSR register.
Any combination of the following conditions will cause
the MSSP module not to give this ACK pulse:
The Buffer Full bit, BF (SSPxSTAT<0>), was set
before the transfer was received.
The MSSP Overflow bit, SSPOV
(SSPxCON1<6>), was set before the transfer was
received.
In this case, the SSPxSR register value is not loaded
into the SSPxBUF, but the SSPxIF bit is set. The BF bit
is cleared by reading the SSPxBUF register, while the
SSPOV bit is cleared through software.
The SCLx clock input must have a minimum high and
low for proper operation. The high and low times of the
I2C specification, as well as the requirement of the
MSSP module, are shown in timing parameter 100 and
parameter 101.
16.4.3.1
Addressing
Once the MSSP module has been enabled, it waits for
a Start condition to occur. Following the Start condition,
the 8 bits are shifted into the SSPxSR register. All
incoming bits are sampled with the rising edge of the
clock (SCLx) line. The value of register SSPxSR<7:1>
is compared to the value of the SSPxADD register. The
address is compared on the falling edge of the eighth
clock (SCLx) pulse. If the addresses match and the BF
and SSPOV bits are clear, the following events occur:
1.
The SSPxSR register value is loaded into the
SSPxBUF register.
2.
The Buffer Full bit, BF, is set.
3.
An ACK pulse is generated.
4.
The MSSP Interrupt Flag bit, SSPxIF, is set (and
interrupt is generated, if enabled) on the falling
edge of the ninth SCLx pulse.
In 10-Bit Addressing mode, two address bytes need to
be received by the slave. The five Most Significant bits
(MSbs) of the first address byte specify if this is a 10-bit
address. Bit R/W (SSPxSTAT<2>) must specify a write
so the slave device will receive the second address byte.
For a 10-bit address, the first byte would equal ‘11110
A9 A8 0
’, where ‘A9’ and ‘A8’ are the two MSbs of the
address. The sequence of events for 10-Bit Addressing
mode is as follows, with steps 7 through 9 for the
slave-transmitter:
1.
Receive first (high) byte of address (bits,
SSPxIF, BF and UA (SSPxSTAT<1>), are set).
2.
Update the SSPxADD register with second (low)
byte of address (clears bit, UA, and releases the
SCLx line).
3.
Read the SSPxBUF register (clears bit, BF) and
clear flag bit, SSPxIF.
4.
Receive second (low) byte of address (bits,
SSPxIF, BF and UA, are set).
5.
Update the SSPxADD register with the first
(high) byte of address. If match releases SCLx
line, this will clear bit, UA.
6.
Read the SSPxBUF register (clears bit, BF) and
clear flag bit, SSPxIF.
7.
Receive Repeated Start condition.
8.
Receive first (high) byte of address (bits,
SSPxIF and BF, are set).
9.
Read the SSPxBUF register (clears bit, BF) and
clear flag bit, SSPxIF.
相关PDF资料 |
PDF描述 |
|---|---|
| 39-51-3143 | CONN FFC 14POS 1.25MM RT ANG ZIF |
| 39-51-3134 | CONN FFC VERT 13POS 1.25MM ZIF |
| PIC18LF27J53-I/SO | IC PIC MCU 128KB FLASH 28SOIC |
| 39-51-3133 | CONN FFC 13POS 1.25MM RT ANG ZIF |
| 39-51-3124 | CONN FFC VERT 12POS 1.25MM ZIF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC16F73ISS | 制造商:MICROCHIP 功能描述:New |
| PIC16F73T-E/SO | 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F73T-E/SS | 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F73T-E/SSVAO | 制造商:Microchip Technology Inc 功能描述: |
| PIC16F73T-I/ML | 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。