参数资料
型号: PIC18F66K90T-I/MRRSL
厂商: Microchip Technology
文件页数: 9/110页
文件大小: 0K
描述: MCU 8BIT 64K FLASH 64-QFN
标准包装: 3,300
系列: PIC® XLP™ 18F
核心处理器: PIC
芯体尺寸: 8-位
速度: 64MHz
连通性: I²C,LIN,SPI,UART/USART
外围设备: 欠压检测/复位,LCD,POR,PWM,WDT
输入/输出数: 53
程序存储器容量: 64KB(32K x 16)
程序存储器类型: 闪存
EEPROM 大小: 1K x 8
RAM 容量: 4K x 8
电压 - 电源 (Vcc/Vdd): 1.8 V ~ 5.5 V
数据转换器: A/D 16x12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 64-VFQFN 裸露焊盘
包装: 带卷 (TR)
PIC18F47J53 FAMILY
DS39964B-page 456
Preliminary
2010 Microchip Technology Inc.
FIGURE 28-4:
FSCM BLOCK DIAGRAM
Clock failure is tested for on the falling edge of the
sample clock. If a sample clock falling edge occurs
while the clock monitor is still set, and a clock failure
has been detected (Figure 28-5), the following results:
The FSCM generates an oscillator fail interrupt by
setting bit, OSCFIF (PIR2<7>);
The device clock source is switched to the internal
oscillator block (OSCCON is not updated to show
the current clock source – this is the Fail-safe
condition); and
The WDT is reset.
During switchover, the postscaler frequency from the
internal oscillator block may not be sufficiently stable
for timing-sensitive applications. In these cases, it may
be desirable to select another clock configuration and
enter an alternate power-managed mode. This can be
done to attempt a partial recovery or execute a
controlled shutdown. See Section 4.1.4 “Multiple
more details.
The FSCM will detect failures of the primary or secondary
clock sources only. If the internal oscillator block fails, no
failure would be detected, nor would any action be
possible.
28.5.1
FSCM AND THE WATCHDOG TIMER
Both the FSCM and the WDT are clocked by the
INTRC oscillator. Since the WDT operates with a
separate divider and counter, disabling the WDT has
no effect on the operation of the INTRC oscillator when
the FSCM is enabled.
As already noted, the clock source is switched to the
INTRC clock when a clock failure is detected; this may
mean a substantial change in the speed of code execu-
tion. If the WDT is enabled with a small prescale value,
a decrease in clock speed allows a WDT time-out to
occur and a subsequent device Reset. For this reason,
Fail-Safe Clock Monitor events also reset the WDT and
postscaler, allowing it to start timing from when execu-
tion speed was changed and decreasing the likelihood
of an erroneous time-out.
FIGURE 28-5:
FSCM TIMING DIAGRAM
Peripheral
INTRC
÷ 64
S
C
Q
(32
s)
488 Hz
(2.048 ms)
Clock Monitor
Latch
(edge-triggered)
Clock
Failure
Detected
Source
Clock
Q
OSCFIF
Clock Monitor
Device
Clock
Output
Sample Clock
Failure
Detected
Oscillator
Failure
Note:
The device clock is normally at a much higher frequency than the sample clock. The relative frequencies in
this example have been chosen for clarity.
Output (Q)
Clock Monitor Test
相关PDF资料
PDF描述
DSPIC33FJ32MC302-I/MM IC DSPIC MCU/DSP 32K 28-QFN
DSPIC30F1010T-30I/MM IC DSPIC MCU/DSP 6K 28QFN
PIC16C716-04/SO IC MCU OTP 2KX14 A/D PWM 18SOIC
ISL84714IHZ-T IC SWITCH SPDT SC70-6
MC74HC4052ADTG IC MUX/DEMUX DUAL 4X1 16TSSOP
相关代理商/技术参数
参数描述
PIC18F6720-E/PT 功能描述:8位微控制器 -MCU 128KB 3840 RAM 52I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F6720-I/PT 功能描述:8位微控制器 -MCU 128KB 3840 RAM 52I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F6720-I/PT 制造商:Microchip Technology Inc 功能描述:IC 8BIT FLASH MCU 18F6720 TQFP64
PIC18F6720-I/PTC01 制造商:Microchip Technology 功能描述:MCU 8-Bit PIC18 PIC RISC 128KB Flash 5V 64-Pin TQFP Tray
PIC18F6720T-E/PT 功能描述:8位微控制器 -MCU 25MHz 128KB Flash RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT