- 您现在的位置：买卖IC网 > PDF目录11254 > PIC32MX575F256L-80I/BG (Microchip Technology)IC MCU 32BIT 256KB FLASH 121XBGA PDF资料下载
参数资料
| 型号： | PIC32MX575F256L-80I/BG |
| 厂商： | Microchip Technology |
| 文件页数： | 52/64页 |
| 文件大小： | 0K |
| 描述： | IC MCU 32BIT 256KB FLASH 121XBGA |
| 特色产品： | 32-Bit PIC? Microcontroller PIC32 32-Bit MCU Families |
| 标准包装： | 184 |
| 系列： | PIC® 32MX |
| 核心处理器： | MIPS32? M4K? |
| 芯体尺寸： | 32-位 |
| 速度： | 80MHz |
| 连通性： | CAN，I²C，SPI，UART/USART，USB OTG |
| 外围设备： | 欠压检测/复位，DMA，POR，PWM，WDT |
| 程序存储器容量： | 256KB（256K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 64K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.3 V ~ 3.6 V |
| 数据转换器： | A/D 16x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 121-TFBGA |
| 包装： | 托盘 |
| 产品目录页面： | 650 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
PIC32MX
DS61145K-page 56
2007-2012 Microchip Technology Inc.
19.2.4
ETAP_EJTAGBOOT
COMMAND
The
ETAP_EJTAGBOOT
command
causes
the
processor to fetch code from the debug exception
vector after a reset. This allows the programmer to
send instructions to the processor to execute, instead
of the processor fetching them from the normal reset
vector. The Reset value of the EjtagBrk, ProbTrap, and
ProbE
bits
follows
the
setting
of
the
internal
EJTAGBOOT indication.
If the EJTAGBOOT instruction has been given, and the
internal EJTAGBOOT indication is active, then the
Reset value of the three bits is set (‘1’), otherwise the
Reset value is clear (‘0’).
The results of setting these bits are:
Setting the EjtagBrk causes a Debug interrupt
exception to be requested right after the
processor Reset from the EJTAGBOOT instruction
The debug handler is executed from the EJTAG
memory because ProbTrap is set to indicate
debug vector in EJTAG memory at 0x FF20 0200
Service of the processor access is indicated
because ProbEn is set
With this configuration in place, an interrupt exception
will occur and the processor will fetch the handler from
the DMSEG at 0xFF200200. Since ProbEn is set, the
processor will wait for the instruction to be provided by
the probe.
19.2.5
ETAP_FASTDATA
COMMAND
The
ETAP_FASTDATA
command
provides
a
mechanism for quickly transferring data between the
processor and the probe.The width of the Fastdata
register is 1 bit. During a fast data access, the Fastdata
register is written and read (i.e., a bit is shifted in and a
bit is shifted out). During a fast data access, the Fast-
data register value shifted in specifies whether the fast
data access should be completed or not. The value
shifted out is a flag that indicates whether the fast data
access was successful or not (if completion was
requested). The FASTDATA access is used for efficient
block transfers between the DMSEG segment (on the
probe) and target memory (on the processor). An
“upload” is defined as a sequence that the processor
loads from target memory and stores to the DMSEG
segment. A “download” is a sequence of processor
loads from the DMSEG segment and stores to target
memory. The “Fastdata area” specifies the legal range
of DMSEG segment addresses (0xFF20.0000 to
0xFF20.000F) that can be used for uploads and down-
loads. The Data and Fastdata registers (selected with
the FASTDATA instruction) allow efficient completion of
pending Fastdata area accesses.
During Fastdata uploads and downloads, the proces-
sor will stall on accesses to the Fastdata area. The
PrAcc (processor access pending bit) will be 1 indicat-
ing the probe is required to complete the access. Both
upload and download accesses are attempted by shift-
ing in a zero SPrAcc value (to request access comple-
tion) and shifting out SPrAcc to see if the attempt will be
successful (i.e., there was an access pending and a
legal Fastdata area address was used).
Downloads will also shift in the data to be used to
satisfy the load from the DMSEG segment Fastdata
area, while uploads will shift out the data being stored
to the DMSEG segment Fastdata area.
As noted above, two conditions must be true for the
Fastdata access to succeed. These are:
PrAcc must be 1 (i.e., there must be a pending
processor access)
The Fastdata operation must use a valid Fastdata
area address in the DMSEG segment
(0xFF20.0000 to 0xFF20.000F)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-2VN-IX-F1 | CONVERTER MOD DC/DC 18.5V 75W |
| PIC17C44-16/PT | IC MCU OTP 8KX16 PWM 44TQFP |
| PIC17C44-16/PQ | IC MCU OTP 8KX16 PWM 44-MQFP |
| VI-2VM-IX-F3 | CONVERTER MOD DC/DC 10V 75W |
| ADG719BRT-REEL7 | IC SWITCH SPDT SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC32MX575F256L-80IPF | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:PIC32MX575FXXXX USB, CAN and Ethernet 32-bit Flash Microcontroller |
| PIC32MX575F256L-80IPT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:PIC32MX575FXXXX USB, CAN and Ethernet 32-bit Flash Microcontroller |
| PIC32MX575F256L-80V/BG | 功能描述:32位微控制器 - MCU 256KB 64KBRM USB-OTG CAN 80MHz 10BIT RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| PIC32MX575F256L-80V/PF | 功能描述:32位微控制器 - MCU 256KB 64KBRM USB-OTG CAN 80MHz 10BIT RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| PIC32MX575F256L-80V/PT | 功能描述:32位微控制器 - MCU 256KB 64KBRM USB-OTG CAN 80MHz 10BIT RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。