- 您现在的位置：买卖IC网 > PDF目录378053 > PM49FL002T-33VCE (PMC-Sierra, Inc.) 2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory PDF资料下载
参数资料
| 型号： | PM49FL002T-33VCE |
| 厂商： | PMC-Sierra, Inc. |
| 英文描述： | 2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| 中文描述： | 2兆位/ 4兆位3.3伏，只固件集线器/ LPC快闪记忆体 |
| 文件页数： | 16/46页 |
| 文件大小： | 208K |
| 代理商： | PM49FL002T-33VCE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Programmable Microelectronics Corp.
Issue Date: December, 2003 Rev: 1.4
16
PMC
Pm49FL002 / 004
LPC MODE OPERATION
LPC MODE MEMORY READ/WRITE OPERATION
In LPC mode, the Pm49FL002/004 use the 5-pin LPC
interface includes 4-bit LAD[3:0] and LFRAME# pins to
communicate with the host system. The addresses and
data are transmitted through the 4-bit LAD[3:0] bus syn-
chronized with the input clock on CLK pin during a LPC
memory cycle operation. The address or data on LAD[3:0]
bus is latched on the rising edge of the clock. The pulse
of LFRAME# signal inserted for one or more clocks
indicates the start of a LPC memory read or write cycle.
Once the LPC memory cycle is started, asserted by
LFRAME#, a START value
“
0000b
”
is expected by the
devices as a valid command cycle. Then a CYCTYPE +
DIR value (
“
010xb
”
for memory read cycle or
“
011xb
”
for
memory write cycle) is used to indicates the type of
memory cycle. Refer to Table 4 and 5 for LPC Memory
Read and Write Cycle Definition.
There are 8 clock fields in a LPC memory cycle that
gives a 32 bit memory address A31 - A0 through LAD[3:0]
with the most-significant nibble first. The memory space
of Pm49FL002/004 are mapped directly to top of 4 Gbyte
system memory space. See Table 11 for System Memory
Map.
The Pm49FL002 is mapped to the address location of
(FFFFFFFFh - FFFC0000h), the A31- A18 must be
loaded with
“
1
”
to select and activate the device during a
LPC memory read or write operation. Only A17 - A0 is
used to decode and access the 256 Kbyte memory. The
I/O7 - I/O0 data is loaded onto LAD[3:0] in 2 clock cycles
with least-significant nibble first and most-significant
nibble last.
The Pm49FL004 is mapped to the address location of
(FFFFFFFFh - FFF80000h), the A31- A19 must be
loaded with
“
1
”
to select and activate the device during a
LPC memory operation. Only A18 - A0 is used to de-
code and access the 512 Kbyte memory.
相关PDF资料 |
PDF描述 |
|---|---|
| PM49FL004T-33VCE | 2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| PM5307 | 9.953 Gbit/s Telecom Bus Serializer |
| PM5309 | Multi-rate Telecom Backplane SERDES for 2.5 Gbit/s Interconnect |
| PM5310 | CONNECTOR |
| PM5312 | SONET/SDH Transport Overhead Terminating Transceiver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PM49FL004 | 制造商:PMC 制造商全称:PMC 功能描述:2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| PM49FL004T-33JC | 制造商:PMC 制造商全称:PMC 功能描述:2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| PM49FL004T-33JCE | 制造商:PMC 制造商全称:PMC 功能描述:2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| PM49FL004T-33VC | 制造商:PMC 制造商全称:PMC 功能描述:2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
| PM49FL004T-33VCE | 制造商:PMC 制造商全称:PMC 功能描述:2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory |
发布紧急采购，3分钟左右您将得到回复。