
RELEASED
DATA SHEET
PM7382 FREEDM-32P256
ISSUE 3
PMC-2010333
FRAME ENGINE AND DATA LINK MANAGER 32P256
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
234
Register 0x410 : TCAS Channel Disable
Bit
Type
Function
Default
Bit 31
to
Bit 16
Unused
XXXXH
Bit 15
R/W
CHDIS
0
Bit 14
to
Bit 10
Unused
XXH
Bit 9
R/W
Reserved
0
Bit 8
R/W
Reserved
0
Bit 7
R/W
DCHAN[7]
0
Bit 6
R/W
DCHAN[6]
0
Bit 5
R/W
DCHAN[5]
0
Bit 4
R/W
DCHAN[4]
0
Bit 3
R/W
DCHAN[3]
0
Bit 2
R/W
DCHAN[2]
0
Bit 1
R/W
DCHAN[1]
0
Bit 0
R/W
DCHAN[0]
0
This register controls the disabling of one specific channel to allow orderly
provisioning of time-slots.
Note
This register is not byte addressable. Writing to this register modifies all the bits
in the register. Byte selection using byte enable signals (CBEB[3:0]) are not
implemented. However, when all four byte enables are negated, no access is
made to this register.
DCHAN[7:0]:
The disable channel number bits (DCHAN[7:0]) selects the channel to be
disabled. When CHDIS is set high, the channel specified by DCHAN[7:0] is
disabled. Data in time-slots associated with the specified channel is set to
FDATA[7:0] in the Idle Time-slot Fill Data register. When CHDIS is set low,
the channel specified by DCHAN[7:0] operates normally.