- 您现在的位置：买卖IC网 > PDF目录370013 > PowerPC 750 (IBM Microeletronics) 32-Bit Embedded Microprocessor(32位精简指令集嵌入式微处理器) PDF资料下载
参数资料
| 型号： | PowerPC 750 |
| 厂商： | IBM Microeletronics |
| 英文描述： | 32-Bit Embedded Microprocessor(32位精简指令集嵌入式微处理器) |
| 中文描述： | 32位嵌入式微处理器（32位精简指令集嵌入式微处理器） |
| 文件页数： | 17/46页 |
| 文件大小： | 610K |
| 代理商： | POWERPC 750 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
9/30/99
Version 2.0
Datasheet
Page 13
PowerPC 750 SCM RISC Microprocessor
Preliminary Copy
PID8p-750
60x Bus Output AC Specifications
The following table provides the 60x bus output AC timing specifications for the PID8p-750 as defined in
Figure 5. Output timing specification for the L2 bus are provided in the Section “L2 Bus Output AC Specifica-
tions,” on page 18.
60X Bus Output AC Timing Specifications
1
See Table “Recommended Operating Conditions1,2,3,” on page 6 for operating conditions, C
L
= 50pF
2
Num
Characteristic
300, 333, 350, 366,
375, 400, 433, 450, 466, 500MHz
Unit
Notes
Minimum
Maximum
12
SYSCLK to Output Driven (Output Enable Time)
0.5
ns
8
13
SYSCLK to Output Valid (TS, ABB, ARTRY, DBB, and TBST)
–
4.5
ns
5
14
SYSCLK to all other Output Valid (all except TS, ABB, ARTRY,
DBB, and TBST)
–
5.0
ns
5
15
SYSCLK to Output Invalid (Output Hold)
1.0
ns
3, 8, 9
16
SYSCLK to Output High Impedance (all signals except ABB,
ARTRY, and DBB)
–
6.0
ns
8
17
SYSCLK to ABB and DBB high impedance after precharge
–
1.0
t
SYSCLK
4, 6, 8
18
SYSCLK to ARTRY high impedance before precharge
–
5.5
ns
8
19
SYSCLK to ARTRY precharge enable
0.2
×
t
SYSCLK
+ 1.0
ns
3, 4, 7
20
Maximum delay to ARTRY precharge
1
t
SYSCLK
4, 7
21
SYSCLK to ARTRY high impedance after precharge
2
t
SYSCLK
4, 7, 8
Note:
1. All output specifications are measured from the midpoint voltage of the rising edge of SYSCLK to the midpoint voltage of the signal in question. Both
input and output timings are measured at the pin. Midpoint voltage (VM) is 1.4v for OVdd in 3.3v mode and OVDD/2 for all other I/O modes.
2. All maximum timing specifications assume C
L
= 50pF.
3. This minimum parameter assumes CL = 0pF.
4. t
is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration of the parameter in question.
5. Output signal transitions from GND to 2.0V or OV
DD
to 0.8V.
6. Nominal precharge width for ABB and DBB is 0.5 t
SYSCLK
.
7. Nominal precharge width for ARTRY is 1.0 t
SYSCLK
.
8. Guaranteed by design and characterization, and not tested.
9. L2_TSTCLK should be tied to OV
DD
.
相关PDF资料 |
PDF描述 |
|---|---|
| PP-MOD1V2 | ISP INTERFACE MODULE |
| PP01002 | GEHOERSCHUTZ OHRSTOEPSEL 250ST Inhalt pro Packung: 250 Stk. |
| PP0901SA | Direct ProTek Replacement:PP0901SA |
| PP0901SB | Direct ProTek Replacement:PP0901SB |
| PP1101SB | Direct ProTek Replacement:PP1101SB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| POWERPLUG15W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUG24W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUS 2C 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 2D 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 4AAA 850MAH | 制造商:Energizer Battery Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。