- 您现在的位置：买卖IC网 > PDF目录370013 > PowerPC 750 (IBM Microeletronics) 32-Bit Embedded Microprocessor(32位精简指令集嵌入式微处理器) PDF资料下载
参数资料
| 型号： | PowerPC 750 |
| 厂商： | IBM Microeletronics |
| 英文描述： | 32-Bit Embedded Microprocessor(32位精简指令集嵌入式微处理器) |
| 中文描述： | 32位嵌入式微处理器（32位精简指令集嵌入式微处理器） |
| 文件页数： | 34/46页 |
| 文件大小： | 610K |
| 代理商： | POWERPC 750 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Page 30
Version 2.0
Datasheet
9/30/99
PowerPC 750 SCM RISC Microprocessor
PID8p-750
Preliminary Copy
System Design Information
This section provides electrical and thermal design recommendations for successful application of the PID8p-
750.
PLL Configuration
The PID8p-750 PLL is configured by the PLL_CFG[0-3-] signals. For a given SYSCLK (bus) frequency, the
PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL configuration for
the PID8p-750 is shown in the following table for nominal frequencies.
PID8p-750 Microprocessor PLL Configuration
PLL_CFG
(0:3)
Processor to Bus
Frequency Ratio
(r)
VCO Divider
(d)
Frequency Range Supported by VCO having an example range of
VCOmin
7
= 400 to VCOmax =1000 MHz
6
SYSCLK
Core
bin
dec
Min = VCO
min
/(r*d) Max = VCO
max
/(r*d)
Min = VCO
min
/d
Max = VCO
max
/d
0000
0
Rsv
1
n/a
n/a
n/a
n/a
n/a
0001
1
7.5x
2
27
66
200
500
0010
2
7x
2
29
71
0011
3
PLL Bypass
3
n/a
n/a
n/a
n/a
n/a
0100
4
Rsv
1
n/a
n/a
n/a
n/a
n/a
0101
5
6.5x
2
31
77
200
500
0110
6
10x
8
2
25
2
50
200
500
0111
7
4.5x
2
44
100
5
200
500
1000
8
3x
2
66
100
5
1001
9
5.5x
2
36
91
1010
10
4x
2
50
100
5
1011
11
5x
2
40
100
1100
12
8x
2
25
2
63
1101
13
6x
2
33
83
1110
14
3.5x
2
57
100
5
1111
15
Off
4
n/a
n/a
n/a
Off
Off
Note:
1. Reserved settings.
2. SYSCLK min is limited by the lowest frequency that manufacturing will support, see Section , “Clock AC Specifications,” for valid SYSCLK and VCO
frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode
operation. This mode is intended for factory use only.
Note:
The AC timing specifications given in the document do not apply in PLL-bypass mode.
4. In Clock - off mode, no clocking occurs inside the PID8p-750 regardless of the SYSCLK input.
5. The SYSCLK limit is 100MHz as specified in Section “Clock AC Specifications,” on page 10.
6. VCO
is specified in this table by the maximum core processor speed. See “Clock AC Specifications” on page 10. This is not the VCO limit of the
technology.
7. VCO
MIN
is specified in this table by the minimum core processor speed. See “Clock AC Specifications” on page 10.
8. Available on rev level DD3.x or higher
相关PDF资料 |
PDF描述 |
|---|---|
| PP-MOD1V2 | ISP INTERFACE MODULE |
| PP01002 | GEHOERSCHUTZ OHRSTOEPSEL 250ST Inhalt pro Packung: 250 Stk. |
| PP0901SA | Direct ProTek Replacement:PP0901SA |
| PP0901SB | Direct ProTek Replacement:PP0901SB |
| PP1101SB | Direct ProTek Replacement:PP1101SB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| POWERPLUG15W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUG24W | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:AC/DC POWER SUPPLY |
| POWERPLUS 2C 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 2D 2500MAH | 制造商:Energizer Battery Company 功能描述: |
| POWERPLUS 4AAA 850MAH | 制造商:Energizer Battery Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。