- 您现在的位置：买卖IC网 > PDF目录378075 > PSD8133V12JT (意法半导体) Flash In-System Programmable ISP Peripherals For 8-bit MCUs PDF资料下载
参数资料
| 型号： | PSD8133V12JT |
| 厂商： | 意法半导体 |
| 英文描述： | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| 中文描述： | Flash在系统可编程ISP的外设的8位微控制器 |
| 文件页数： | 64/110页 |
| 文件大小： | 1685K |
| 代理商： | PSD8133V12JT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页
PSD813F1
64/110
POWER MANAGEMENT
The PSD offers configurable power saving op-
tions. These options may be used individually or in
combinations, as follows:
–
All memory types in a PSD (Flash, EEPROM,
and SRAM) are built with Zero-Power
technology. In addition to using special silicon
design methodology, Zero-Power technology
puts the memories into standby mode when
address/data inputs are not changing (zero
DC current). As soon as a transition occurs on
an input, the affected memory
“
wakes up
”
,
changes and latches its outputs, then goes
back to standby. The designer does
not
have
to do anything special to achieve memory
standby mode when no inputs are changing
—
it happens automatically.
The PLD sections can also achieve standby
mode when its inputs are not changing, as de-
scribed in the section entitled
PLD Power
Management, page 66
.
–
Like the Zero-Power feature, the Automatic
Power Down (APD) logic allows the PSD to
reduce to standby current automatically. The
APD will block MCU address/data signals from
reaching the memories and PLDs. This
feature is available on all PSD devices. The
APD Unit is described in more detail in the
sections entitled
Automatic Power-down
(APD) Unit and Power-down Mode, page 65
.
Built in logic will monitor the address strobe of
the MCU for activity. If there is no activity for a
certain time period (MCU is asleep), the APD
logic initiates Power Down Mode (if enabled).
Once in Power Down Mode, all address/data
signals are blocked from reaching PSD
memories and PLDs, and the memories are
deselected internally. This allows the
memories and PLDs to remain in standby
mode even if the address/data lines are
changing state externally (noise, other
devices on the MCU bus, etc.). Keep in mind
that any unblocked PLD input signals that are
changing states keeps the PLD out of standby
mode, but not the memories.
The PSD Chip Select Input (CSI) on all
families can be used to disable the internal
memories, placing them in standby mode
even if inputs are changing. This feature does
not block any internal signals or disable the
PLDs. This is a good alternative to using the
APD logic, especially if your MCU has a chip
select output. There is a slight penalty in
memory access time when the CSI signal
makes its initial transition from deselected to
selected.
The PMMR registers can be written by the
MCU at run-time to manage power. PSD
supports
“
blocking bits
”
in these registers that
are set to block designated signals from
reaching both PLDs. Current consumption of
the PLDs is directly related to the composite
frequency of the changes on their inputs (see
Figure 36., page 73
and
Figure 37., page 73
).
Significant power savings can be achieved by
blocking signals that are not used in DPLD or
CPLD logic equations.
The PSD has a Turbo Bit in the PMMR0
register. This bit can be set to disable the
Turbo Mode feature (default is Turbo Mode
on). While Turbo Mode is disabled, the PLDs
can achieve standby current when no PLD
inputs are changing (zero DC current). Even
when inputs do change, significant power can
be saved at lower frequencies (AC current),
compared to when Turbo Mode is enabled.
When the Turbo Mode is enabled, there is a
significant DC current component and the AC
component is higher.
–
–
相关PDF资料 |
PDF描述 |
|---|---|
| PSD8133V12MIT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V12MT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8134V12JT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8134V12MIT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8134V12MT | LED Lamp; Color:Red/Green; Luminous Intensity (MSCP):4.7/10ucd; LED Color:Red/Green; Leaded Process Compatible:No; Lens Style:(L x W x H) 10.73 x 4.32 x 9.65 mm; Lens Width:3; Mounting Type:Through Hole |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD8133V12MIT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V12MT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V15JIT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V15JT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V15MIT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
发布紧急采购，3分钟左右您将得到回复。