- 您现在的位置：买卖IC网 > PDF目录368300 > PSD935G2V-C-90U (意法半导体) Configurable Memory System on a Chip for 8-Bit Microcontrollers PDF资料下载
参数资料
| 型号： | PSD935G2V-C-90U |
| 厂商： | 意法半导体 |
| 英文描述： | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| 中文描述： | 在8片位微控制器可配置存储系统 |
| 文件页数： | 19/91页 |
| 文件大小： | 488K |
| 代理商： | PSD935G2V-C-90U |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
PSD9XX Family
PSD935G2
18
The
PSD935G2
Functional
Blocks
(cont.)
FS0-7
or
CSBOOT0-3
Instruction
Cycle 1 Cycle 2 Cycle 3
Cycle 4
Cycle5
Cycle 6
Cycle 7
Read (Note 5)
1
“
Read
”
RA RD
Read Main Flash ID
(Notes 6,13)
1
AAh
@555h
55h
90h
@555h
“
Read
”
ID
@x01h
@AAAh
Read Sector Protection
(Notes 6,8,13)
1
AAh
@555h
55h
90h
@555h
“
Read
”
00h or 01h
@x02h
@AAAh
Program a Flash Byte
1
AAh
@555h
55h
A0h
@555h
PD@PA
@AAAh
Erase One Flash Sector
1
AAh
@555h
55h
80h
@555h
AAh
@555h
55h
30h
@SA
30h
@AAAh
@AAAh
@next SA
(Note 7)
Erase Flash Block
(Bulk Erase)
1
AAh
@555h
55h
80h
@555h
AAh
@555h
55h
10h
@555h
@AAAh
@AAAh
Suspend Sector Erase
(Note 11)
1
B0h
@xxxh
Resume Sector Erase
(Note 12)
1
30h
@xxxh
Reset (Note 6)
1
F0 @ any
address
Unlock Bypass
1
AAh
@555h
55h
20h
@555h
@AAAh
Unlock Bypass Program
(Note 9)
1
A0h
@xxxh
PD@PA
Unlock Bypass Reset
(Note 10)
1
90h
@xxxh
00h
@xxxh
Table 9. Instructions
X
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WR#
(CNTL0) pulse.
PD = Data to be programmed at location PA. Data is latched o the rising edge of WR# (CNTL0) pulse.
SA = Address of the sector to be erased or verified. The chip select (FS0-7 or CSBOOT0-3) of the sector to be
erased must be active (high).
= Don
’
t Care.
NOTES:
1.
All bus cycles are write bus cycle except the ones with the
“
read
”
label.
2.
All values are in hexadecimal.
3.
FS0-7 and CSBOOT0-3 are active high and are defined in PSDsoft.
4.
Only Address bits A11-A0 are used in Instruction decoding. A15-12 (or A16-A12) are don
’
t care.
5.
No unlock or command cycles required when device is in read mode.
6.
The Reset command is required to return to the read mode after reading the Flash ID, Sector Protect status
or if DQ5 (error flag) goes high.
7.
Additional sectors to be erased must be entered within 80μs.
8.
The data is 00h for an unprotected sector and 01h for a protected sector. In the fourth cycle, the sector chip
select is active and (A1 = 1, A0 = 0).
9.
The Unlock Bypass command is required prior to the Unlock Bypass Program command.
10. The Unlock Bypass Reset command is required to return to reading array data when the device is in the
Unlock Bypass mode.
11. The system may read and program functions in non-erasing sectors, read the Flash ID or read the Sector
Protect status, when in the Erase Suspend mode. The erase Suspend command is valid only during a sector
erase operation.
12. The Erase Resume command is valid only during the Erase Suspend mode.
13. The MCU cannot invoke these instructions while executing code from the same Flash memory for which the
instruction is intended. The MCU must fetch, for example, codes from the secondary block when reading the
Sector Protection Status of the main Flash.
相关PDF资料 |
PDF描述 |
|---|---|
| PSD935G2V-C-90UI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935G3-70U | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935G3-70UI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935G3-90B81 | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935G3-90B81I | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD954F2-90J | 功能描述:SPLD - 简单可编程逻辑器件 U 511-PSD854F2-90J RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PSD954F2-90M | 功能描述:SPLD - 简单可编程逻辑器件 U 511-PSD854F2-90M RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PSD954F2V-90J | 功能描述:SPLD - 简单可编程逻辑器件 5.0V 2M 90ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PSD954F2V-90M | 功能描述:SPLD - 简单可编程逻辑器件 PQFP-52 3V 2M 90NS RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PS-DA0104-01 | 制造商:POWER-SYSTEMS 制造商全称:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS |
发布紧急采购，3分钟左右您将得到回复。