- 您现在的位置：买卖IC网 > PDF目录11793 > QLX4600LIQT7 (Intersil)IC EQUALIZER REC 6.25GBPS 46QFN PDF资料下载
参数资料
| 型号： | QLX4600LIQT7 |
| 厂商： | Intersil |
| 文件页数： | 8/23页 |
| 文件大小： | 0K |
| 描述： | IC EQUALIZER REC 6.25GBPS 46QFN |
| 标准包装： | 1 |
| 系列： | QLx™ |
| 应用： | 铜电缆模块 |
| 电源电压： | 1.1 V ~ 1.3 V |
| 封装/外壳： | 46-WFQFN 裸露焊盘 |
| 供应商设备封装： | 46-TQFN |
| 包装： | 标准包装 |
| 安装类型： | 表面贴装 |
| 其它名称： | QLX4600LIQT7-DKR QLX4600LIQT7-DKR-ND QLX4600LIQT7DKR |
16
FN6981.1
November 19, 2009
Serial Bus Programming
Pins 16 (DI), 45 (ENB), and 46 (CLK) are used to
program the registers inside the QLx4600-SL30.
Figure 27 shows an exemplary timing diagram for the
signals on these pins. The serial bus can be used to
program a single QLx4600-SL30 according to the
following steps:
1. The ENB pin is pulled ‘LOW’.
- While this pin is ‘LOW’, the data input on DI are
read into registers but not yet latched.
- A setup time of tSCK is needed between ENB going
‘LOW’ and the first rising clock edge.
2. At least 21 values are read from DI on the rising
edge of the CLK signal.
- If more than 21 values are passed in, then only the
last 21 values are kept in a FIFO fashion.
- The data on DI should start by sending the value
destined for register 21 and finish by sending the
value destined for register 1.
- A range of clock frequencies can be used. A typical
rate is 10MHz. The clock should not exceed 20MHz.
-Setup (tSDI) and hold (tHDI) times are needed
around the rising clock edge.
3. The ENB pin is pulled ‘HIGH’ and the contents of the
registers are latched and take effect.
- After clocking in the last data bit, an additional
tHEN should elapse before pulling the ENB signal
‘HIGH’.
- After completing these steps, the new values will
affect within tD.
TABLE 4. DESCRIPTION OF INTERNAL SERIAL REGISTERS
REGISTER
EQUALIZER
CHANNEL
DESCRIPTION
1
1-4
CP control override – Use registers 2 through 21 (rather than CP pins) to establish the boost
levels when this bit is set.
2
1
Equalizer setting bit 0 (LSB).
3
Equalizer setting bit 1.
4
Equalizer setting bit 2.
5
Equalizer setting bit 3.
6
Equalizer setting bit 4 (MSB).
7
2
Equalizer setting bit 0 (LSB).
8
Equalizer setting bit 1.
9
Equalizer setting bit 2.
10
Equalizer setting bit 3.
11
Equalizer setting bit 4 (MSB).
12
3
Equalizer setting bit 0 (LSB).
13
Equalizer setting bit 1.
14
Equalizer setting bit 2.
15
Equalizer setting bit 3.
16
Equalizer setting bit 4 (MSB).
17
4
Equalizer setting bit 0 (LSB).
18
Equalizer setting bit 1.
19
Equalizer setting bit 2.
20
Equalizer setting bit 3.
21
Equalizer setting bit 4 (MSB).
QLx4600-SL30
相关PDF资料 |
PDF描述 |
|---|---|
| QLX4600SIQT7 | IC EQUALIZER REC 6.25GBPS 46QFN |
| DS80C310-QCG+ | IC MCU HI SPEED 25MHZ 44-PLCC |
| QLX4300SIQT7 | IC EQUALIZER REC 3.125GBPS 46QFN |
| AT32UC3A3128-ALUR | IC MCU 128KB FLASH 144LQFP |
| AT32UC3C2256C-A2UR | IC MCU AVR32 256K FLASH 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QLX4600MIBQ15 | 制造商:Intersil Corporation 功能描述:IC LINEAR |
| QLX4600-S30 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad Lane Extender |
| QLX4600SIQSR | 功能描述:接口 - 专用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| QLX4600SIQT7 | 功能描述:接口 - 专用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| QLX4600-SL30 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad Lane Extender |
发布紧急采购，3分钟左右您将得到回复。