- 您现在的位置：买卖IC网 > PDF目录134952 > QS5917T-100TJ (INTEGRATED DEVICE TECHNOLOGY INC) 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF资料下载
参数资料
| 型号： | QS5917T-100TJ |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | Clock Driver |
| 英文描述： | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 3/7页 |
| 文件大小： | 75K |
| 代理商： | QS5917T-100TJ |
INDUSTRIALTEMPERATURERANGE
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
3
Pin Names
I/O
Description
SYNC0
I
Reference clock input
SYNC1
I
Referenceclockinput
REF_SEL
I
Reference clock select. When 1, selects SYNC1. When 0, selects SYNC0.
FREQ_SEL
I
VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency.
FEEDBACK
I
PLL feedback input which is connected to a user selected output pin. External feedback provides flexibility for different output frequency
relationships.SeetheFrequencySelectionTableformoreinformation.
Q0 -Q4
O
Clockoutputs
Q5
O
Clock output. Matched in frequency, but inverted with respect to Q.
2xQ
O
Clock output. Matched in phase, but frequency is double the Q frequency.
Q/2
O
Clock output. Matched in phase, but frequency is half the Q frequency.
LOCK
O
PLLlockindicationsignal.1indicatespositivelock.0indicatesthatthePLLisnotlockedandoutputsmaynotbesynchronizedtotheinputs.
RST
I
Asynchronousreset.Resetsalloutputregisters.When0,alloutputsareheldinatri-statedcondition.When1,outputsareenabled(normal
operation).
PLL_EN
I
PLL enable. When 1, PLL is enabled (normal operation). When 0, PLL is disabled (for testing purposes).
N C
—
No Connection
PIN DESCRIPTION
OUTPUT FREQUENCY SPECIFICATIONS
Industrial: TA = –40°C to +85°C, AVDD/VDD = 5V ± 5%
Symbol
Description
– 70
–100
–132
Units
F2XQ
Max Frequency, 2xQ output
70
100
132
MHz
FQ
Max Frequency, Q0 - Q4, Q5 outputs
35
50
66
MHz
FQ/2
Max Frequency, Q/2 output
17.5
25
33
MHz
相关PDF资料 |
PDF描述 |
|---|---|
| QS3251S1 | F/FAST SERIES, 1 LINE TO 8 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO16 |
| QS3384Q | 3384 SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24 |
| RSB6RM29160911 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| RSB6RM29200112 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| RSB6RM29200313 | 20 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QS5917T-100TJ8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER PLCC28 - Tape and Reel |
| QS5917T-100TJG | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK DRVR SGL 28PLCC - Rail/Tube |
| QS5917T-100TJG8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER. PLCC28 - Tape and Reel |
| QS5917T100TQ | 制造商:Integrated Device Technology Inc 功能描述: |
| QS5917T-100TQ | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
发布紧急采购，3分钟左右您将得到回复。