
Rev. 1.00 Sep. 13, 2007 Page xv of xxviii
9.3.6
DMA Mode Control Register (DMDR)............................................................ 269
9.3.7
DMA Address Control Register (DACR) ......................................................... 278
9.3.8
DMA Module Request Select Register (DMRSR) ........................................... 284
9.4
Transfer Modes ................................................................................................................. 284
9.5
Operations......................................................................................................................... 285
9.5.1
Address Modes ................................................................................................. 285
9.5.2
Transfer Modes ................................................................................................. 289
9.5.3
Activation Sources ............................................................................................ 294
9.5.4
Bus Access Modes ............................................................................................ 296
9.5.5
Extended Repeat Area Function ....................................................................... 298
9.5.6
Address Update Function using Offset ............................................................. 301
9.5.7
Register during DMA Transfer ......................................................................... 305
9.5.8
Priority of Channels .......................................................................................... 310
9.5.9
DMA Basic Bus Cycle...................................................................................... 312
9.5.10
Bus Cycles in Dual Address Mode ................................................................... 313
9.5.11
Bus Cycles in Single Address Mode................................................................. 322
9.6
DMA Transfer End ........................................................................................................... 327
9.7
Relationship among DMAC and Other Bus Masters ........................................................ 330
9.7.1
CPU Priority Control Function Over DMAC ................................................... 330
9.7.2
Bus Arbitration among DMAC and Other Bus Masters ................................... 331
9.8
Interrupt Sources...............................................................................................................332
9.9
Usage Notes ...................................................................................................................... 335
Section 10 Data Transfer Controller (DTC) ........................................................337
10.1
Features............................................................................................................................. 337
10.2
Register Descriptions ........................................................................................................ 339
10.2.1
DTC Mode Register A (MRA) ......................................................................... 340
10.2.2
DTC Mode Register B (MRB).......................................................................... 341
10.2.3
DTC Source Address Register (SAR)............................................................... 342
10.2.4
DTC Destination Address Register (DAR)....................................................... 343
10.2.5
DTC Transfer Count Register A (CRA) ........................................................... 343
10.2.6
DTC Transfer Count Register B (CRB)............................................................ 344
10.2.7
DTC enable registers A to H (DTCERA to DTCERF) ..................................... 344
10.2.8
DTC Control Register (DTCCR) ...................................................................... 345
10.2.9
DTC Vector Base Register (DTCVBR)............................................................ 347
10.3
Activation Sources............................................................................................................ 347
10.4
Location of Transfer Information and DTC Vector Table ................................................ 347
10.5
Operation .......................................................................................................................... 352
10.5.1
Bus Cycle Division ........................................................................................... 354
10.5.2
Transfer Information Read Skip Function ........................................................ 356