R5F61634N50FPV PDF资料下载(438/1108 页)32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP120

您现在的位置：买卖IC网 > PDF目录69314 > R5F61634N50FPV 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP120 PDF资料下载

型号：	R5F61634N50FPV
元件分类：	微控制器/微处理器
英文描述：	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP120
封装：	14 X 14 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, LQFP-120
文件页数：	438/1108页
文件大小：	6716K
代理商：	R5F61634N50FPV

Data Transfer Controller (DTC)

Rev. 1.00 Sep. 13, 2007 Page 367 of 1076

REJ09B0364-0100

Examples of Use of the DTC

Normal Transfer Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

1. Set MRA to fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 =

1, DM0 = 0), normal transfer mode (MD1 = MD0 = 0), and byte size (Sz1 = Sz0 = 0). The

DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0,

DISEL = 0). Set the RDR address of the SCI in SAR, the start address of the RAM area where

the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.

2. Set the start address of the transfer information for an RXI interrupt at the DTC vector address.

3. Set the corresponding bit in DTCER to 1.

4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the receive

end (RXI) interrupt. Since the generation of a receive error during the SCI reception operation

will disable subsequent reception, the CPU should be enabled to accept receive error

5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an

RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR

to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is

automatically cleared to 0.

6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the

DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination

processing should be performed in the interrupt handling routine.

Chain Transfer

An example of DTC chain transfer is shown in which pulse output is performed using the PPG.

Chain transfer can be used to perform pulse output data transfer and PPG output trigger cycle

updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chain

transfer, and normal mode transfer to the TPU's TGR in the second half. This is because clearing

of the activation source and interrupt generation at the end of the specified number of transfers are

restricted to the second half of the chain transfer (transfer when CHNE = 0).

相关PDF资料	PDF描述
R5F61642N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61648N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61648N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61657FTV	32-BIT, FLASH, 35 MHz, MICROCONTROLLER, PQFP120
R5F61664RN50FPV	32-BIT, FLASH, RISC MICROCONTROLLER, PQFP144

相关代理商/技术参数	参数描述
R5F61638D50FPV	制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP120
R5F61638N50FPV	制造商:Renesas Electronics 功能描述:MCU 16-Bit/32-Bit H8SX CISC 1KB Flash 3.3V 120-Pin LQFP 制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP120 制造商:Renesas 功能描述:MCU 16-Bit/32-Bit H8SX CISC 1KB Flash 3.3V 120-Pin LQFP
R5F61644N50FPV	制造商:Renesas Electronics Corporation 功能描述:
R5F61648AN50FPV	制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP144
R5F61648HD50BGV	制造商:Renesas Electronics Corporation 功能描述:

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装