- 您现在的位置：买卖IC网 > PDF目录69317 > R5F6461ELFP 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | R5F6461ELFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件页数： | 6/72页 |
| 文件大小： | 839K |
| 代理商： | R5F6461ELFP |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
REJ03B0241-0010 Rev.0.10 Feb 14, 2008
Page 14 of 70
Under development
Preliminary Specification
Specifications in this preliminary version are subject to change.
R32C/161 Group
2. Central Processing Unit (CPU)
2.1.8.5
Register Bank Select Flag (B flag)
This flag selects a register bank. It indicates 0 when the register bank 0 is selected, and 1 when the reg-
ister bank 1 is selected.
2.1.8.6
Overflow Flag (O flag)
This flag becomes 1 if an operation results in an overflow; otherwise, it indicates 0.
2.1.8.7
Interrupt Enable Flag (I flag)
This flag enables a maskable interrupt. It indicates 0 when an interrupt is disabled, and 1 when an inter-
rupt is enabled. Once an interrupt is accepted, the flag is set to 0.
2.1.8.8
Stack Pointer Select Flag (U flag)
This flag indicates 0 when the interrupt stack pointer (ISP) is selected, and 1 when the user stack
pointer (USP) is selected.
It is set to 0 when a hardware interrupt is accepted or the INT instruction whose software interrupt
number is 0 to 127 is executed.
2.1.8.9
Floating-point Underflow Flag (FU flag)
This flag becomes 1 if a floating point operation results in an underflow; otherwise it indicates 0. It also
becomes 1 when the operand has invalid numbers (subnormal numbers).
2.1.8.10
Floating-point Overflow Flag (FO flag)
This flag becomes 1 if a floating point operation results in an overflow; otherwise it indicates 0. It also
becomes 1 when the operand has invalid numbers (subnormal numbers).
2.1.8.11
Processor Interrupt Priority Level (IPL)
The 3-bit processor interrupt priority level (IPL) specifies eight processor interrupt priority levels from 0
to 7. If a requested interrupt's priority level is higher than the processor interrupt priority level (IPL), this
interrupt is enabled.
If the processor interrupt priority level (IPL) is set to 111b (level 7), any interrupt is disabled.
2.1.8.12
Fixed-point Designation Bit (DP bit)
This bit designates a fixed point. It also designates which part of the multiplication result should be
taken. It is used for MULX instruction.
2.1.8.13
Floating-point Rounding Mode (RND)
The 2-bit floating point rounding mode designates a rounding mode for the operation result.
2.1.8.14
Reserved
The fields are written with 0. The read value is undefined.
相关PDF资料 |
PDF描述 |
|---|---|
| R5F71253N50NP | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQCC64 |
| R5F71252D50FA | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP64 |
| R5F71241N50NP | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQCC52 |
| R5F71252D50FA | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP64 |
| R5F71241D50FP | 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| R5F70834RD80FTV | 制造商:Renesas Electronics Corporation 功能描述: |
| R5F70835AN80FTV | 制造商:Renesas Electronics Corporation 功能描述:Microcontroller,SH7083,ROM512K |
| R5F70845AN80FPV | 制造商:Renesas Electronics Corporation 功能描述:Microcontroller,SH7084,ROM512K |
| R5F70854AD80FPV | 制造商:Renesas Electronics Corporation 功能描述:Micro,SH-2,FL 256K,RAM16k,80MH |
| R5F70854AN80FPV | 制造商:Renesas Electronics Corporation 功能描述:Micro,SH-2,FL 256K,RAM16k,80MH |
发布紧急采购，3分钟左右您将得到回复。